



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Wireless Components

ASK/FSK 915MHz Single Conversion Receiver

TDA 5212 Version 1.3

Specification December 2006

| <b>Revision History</b>             |                                 |  |
|-------------------------------------|---------------------------------|--|
| Current Version: 1.3 as of 12.12.06 |                                 |  |
| Previous Version: 1.2               |                                 |  |
| Page<br>(in previous<br>Version)    | Page<br>(in current<br>Version) | Subjects (major changes since last revision) |
| 3-4, 5-12                           | 3-4, 5-12                       | Correction of some typing mistakes           |
| Product<br>Info, 2-3                | Product<br>Info, 2-3            | Change of package name to PG-TSSOP-28        |

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4μC, SLICOFI® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

**Edition 12.06**

**Published by Infineon Technologies AG,  
Am Campeon 1-12,  
85579 Neubiberg**

© Infineon Technologies AG December 2006.  
All Rights Reserved.

**Attention please!**

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

**Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

**Components used in life-support devices or systems must be expressly authorized for such purpose!**

Critical components<sup>1</sup> of the Infineon Technologies AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Infineon Technologies AG.

1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.


2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

## Product Info

### General Description

The IC is a very low power consumption single chip FSK/ASK Superheterodyne Receiver (SHR) for the receive frequency range between 902 and 928 MHz that is pin compatible to the ASK Receiver TDA5202. The IC offers a high level of integration and needs only a few external components. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a limiter with RSSI generator, a PLL FSK demodulator, a data filter, a data comparator (slicer) and a peak detector. Additionally there is a power down feature to save battery life.

### Package



### Features

- Low supply current ( $I_s = 5.4$  mA typ. in FSK mode,  $I_s = 4.8$  mA typ. in ASK mode)
- Supply voltage range 5 V  $\pm 10\%$
- Power down mode with very low supply current (90 nA typ.)
- FSK and ASK demodulation capability
- Fully integrated VCO and PLL Synthesiser
- ASK sensitivity better than -109 dBm over specified temperature range (- 40 to +85°C)
- Receive frequency range 902 to 928 MHz
- Limiter with RSSI generation, operating at 10.7 MHz
- Selectable reference frequency
- 2nd order low pass data filter with external capacitors
- Data slicer with self-adjusting threshold
- FSK sensitivity better than -102 dBm over specified temperature range (- 40 to +85°C)

### Application

- Keyless Entry Systems
- Remote Control Systems
- Low Bitrate ISM-band Communication Systems

### Ordering Information

| Type              | Ordering Code | Package     |
|-------------------|---------------|-------------|
| TDA 5212          | SP000013430   | PG-TSSOP-28 |
| samples available |               |             |

# 1 Table of Contents

|  |      |
|--|------|
| <b>1 Table of Contents</b> .....         | 1-i  |
| <b>2 Product Description</b> .....       | 2-1  |
| 2.1 Overview .....                       | 2-2  |
| 2.2 Application .....                    | 2-2  |
| 2.3 Features .....                       | 2-2  |
| 2.4 Package Outlines .....               | 2-3  |
| <b>3 Functional Description</b> .....    | 3-1  |
| 3.1 Pin Configuration .....              | 3-2  |
| 3.2 Pin Definition and Function .....    | 3-3  |
| 3.3 Functional Block Diagram .....       | 3-9  |
| 3.4 Functional Blocks .....              | 3-10 |
| 3.4.1 Low Noise Amplifier (LNA) .....    | 3-10 |
| 3.4.2 Mixer .....                        | 3-10 |
| 3.4.3 PLL Synthesizer .....              | 3-10 |
| 3.4.4 Crystal Oscillator .....           | 3-11 |
| 3.4.5 Limiter .....                      | 3-11 |
| 3.4.6 FSK Demodulator .....              | 3-11 |
| 3.4.7 Data Filter .....                  | 3-12 |
| 3.4.8 Data Slicer .....                  | 3-12 |
| 3.4.9 Peak Detector .....                | 3-12 |
| 3.4.10 Bandgap Reference Circuitry ..... | 3-13 |

|   |      |
|---|------|
| <b>4 Applications</b> .....                                 | 4-1  |
| 4.1 Choice of LNA Threshold Voltage and Time Constant. .... | 4-2  |
| 4.2 Data Filter Design. ....                                | 4-4  |
| 4.3 Crystal Load Capacitance Calculation .....              | 4-5  |
| 4.4 Crystal Frequency Calculation .....                     | 4-6  |
| 4.5 Data Slicer Threshold Generation .....                  | 4-7  |
| 4.6 ASK/FSK Switch Functional Description .....             | 4-8  |
| 4.6.1 FSK Mode. ....  | 4-8  |
| 4.6.2 ASK Mode .....  | 4-10 |
| 4.7 Principle of the Precharge Circuit. ....                | 4-11 |
| <br>  |      |
| <b>5 Reference</b> .....                                    | 5-1  |
| 5.1 Electrical Data .....                                   | 5-2  |
| 5.1.1 Absolute Maximum Ratings .....                        | 5-2  |
| 5.1.2 Operating Range .....                                 | 5-3  |
| 5.1.3 AC/DC Characteristics .....                           | 5-4  |
| 5.2 Test Circuit .....                                      | 5-9  |
| 5.3 Test Board Layouts .....                                | 5-10 |
| 5.4 Bill of Materials .....                                 | 5-12 |
| <br>  |      |
| <b>6 List of Figures</b> .....                              | 1-i  |
| <br>  |      |
| <b>7 List of Tables</b> .....                               | 1-i  |

# 2 Product Description

## Contents of this Chapter

|     |                            |     |
|-----|----------------------------|-----|
| 2.1 | Overview . . . . .         | 2-2 |
| 2.2 | Application . . . . .      | 2-2 |
| 2.3 | Features . . . . .         | 2-2 |
| 2.4 | Package Outlines . . . . . | 2-3 |

## 2.1 Overview

The IC is a very low power consumption single chip FSK/ASK Superheterodyne Receiver (SHR) for receive frequencies between 902 and 928 MHz that is pin compatible to the ASK Receiver TDA5202. The IC offers a high level of integration and needs only a few external components. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a limiter with RSSI generator, a PLL FSK demodulator, a data filter, a data comparator (slicer) and a peak detector. Additionally there is a power down feature to save battery life.

## 2.2 Application


- Keyless Entry Systems
- Remote Control Systems
- Low Bitrate ISM-band Communication Systems

## 2.3 Features

- Low supply current ( $I_s = 5.4$  mA typ.FSK mode, 4.8 mA typ. ASK mode)
- Supply voltage range 5V  $\pm$ 10%
- Power down mode with very low supply current (90nA typ.)
- FSK and ASK demodulation capability
- Fully integrated VCO and PLL Synthesiser
- RF input sensitivity ASK -112dBm typ. at 25°C, better than -109dBm over complete specified operating temperature range (-40 to +85°C)
- RF input sensitivity FSK -105dBm typ. at 25°C, better than -102dBm over complete specified operating temperature range (-40 to +85°C)
- Receive frequency range between 902 and 928 MHz
- Selectable reference frequency
- Limiter with RSSI generation, operating at 10.7MHz
- 2nd order low pass data filter with external capacitors
- Data slicer with self-adjusting threshold



## 2.4 Package Outlines



P\_TSSOP\_28.EPS


Figure 2-1 PG-TSSOP-28 package outlines

# 3 Functional Description

## Contents of this Chapter

|     |                                  |      |
|-----|----------------------------------|------|
| 3.1 | Pin Configuration .....          | 3-2  |
| 3.2 | Pin Definition and Function..... | 3-3  |
| 3.3 | Functional Block Diagram.....    | 3-9  |
| 3.4 | Functional Blocks .....          | 3-10 |

### 3.1 Pin Configuration





Pin\_Configuration\_5212\_V1.0.wmf




Figure 3-1 IC Pin Configuration

### 3.2 Pin Definition and Function





Table 3-1 Pin Definition and Function

| Pin No. | Symbol | Equivalent I/O-Schematic   | Function                     |
|---------|--------|--|------------------------------|
| 1       | CRST1  |   | External Crystal Connector 1 |
| 2       | VCC    |  | 5V Supply                    |
| 3       | LNI    |  | LNA Input                    |





|    |      |  |                           |
|----|------|--|---------------------------|
| 4  | TAGC |  | AGC Time Constant Control |
| 5  | AGND |  | Analogue Ground Return    |
| 6  | LNO  |  | LNA Output                |
| 7  | VCC  |  | 5V Supply                 |
| 8  | MI   |  | Mixer Input               |
| 9  | MIX  |  | Complementary Mixer Input |
| 10 | AGND |  | Analogue Ground Return    |
| 11 | BUF  |  | Mixer Buffer Ground       |

|    |      |  |                                    |
|----|------|--|------------------------------------|
| 12 | IFO  |    | 10.7 MHz IF Mixer Output           |
| 13 | DGND |  | Digital Ground Return              |
| 14 | VDD  |  | 5V Supply (PLL Counter Circuitry)  |
| 15 | MSEL |  | ASK/FSK Modulation Format Selector |
| 16 | CSEL |  | 7.xx or 14.xx MHz Quartz Selector  |


|                      |  |   |
|----------------------|--|---|
| <p>17</p> <p>LIM</p> |  | <p>Limiter Input</p> <p>Complementary Limiter Input</p> |
| <p>19</p> <p>SLP</p> |  | <p>Data Slicer Positive Input</p>                       |
| <p>20</p> <p>SLN</p> |  | <p>Data Slicer Negative Input</p>                       |

|    |       |  |                          |
|----|-------|--|--------------------------|
| 21 | OPP   |    | OpAmp Noninverting Input |
| 22 | FFB   |   | Data Filter Feedback Pin |
| 23 | THRES |  | AGC Threshold Input      |
| 24 | 3VOUT |  | 3V Reference Output      |



|    |       |  |                              |
|----|-------|--|------------------------------|
| 25 | DATA  |    | Data Output                  |
| 26 | PDO   |    | Peak Detector Output         |
| 27 | PDWN  |  | Power Down Input             |
| 28 | CRST2 |  | External Crystal Connector 2 |

### 3.3 Functional Block Diagram



Functional\_diagram\_5212.wmt

Figure 3-2 Main Block Diagram

## 3.4 Functional Blocks

### 3.4.1 Low Noise Amplifier (LNA)

The LNA is an on-chip cascode amplifier with a voltage gain of 15 to 20dB. The gain figure is determined by the external matching networks situated ahead of LNA and between the LNA output **LNO** (Pin 6) and the Mixer Inputs **MI** and **MIX** (Pins 8 and 9). The noise figure of the LNA is approximately 2dB, the current consumption is 500 $\mu$ A. The gain can be reduced by approximately 18dB. The switching point of this AGC action can be determined externally by applying a threshold voltage at the **THRES** pin (Pin 23). This voltage is compared internally with the received signal (RSSI) level generated by the limiter circuitry. In case that the RSSI level is higher than the threshold voltage the LNA gain is reduced and vice versa. The threshold voltage can be generated by attaching a voltage divider between the **3VOUT** pin (Pin 24) which provides a temperature stable 3V output generated from the internal bandgap voltage and the **THRES** pin as described in Section 4.1. The time constant of the AGC action can be determined by connecting a capacitor to the **TAGC** pin (Pin 4) and should be chosen along with the appropriate threshold voltage according to the intended operating case and interference scenario to be expected during operation. The optimum choice of AGC time constant and the threshold voltage is described in Section 4.1.

### 3.4.2 Mixer

The Double Balanced Mixer downconverts the input frequency (RF) in the range of 902 to 928 MHz to the intermediate frequency (IF) at 10.7MHz with a voltage gain of approximately 18 dB. A low pass filter with a corner frequency of 20MHz is built on chip in order to suppress RF signals to appear at the IF output ( **IFO** pin). The IF output is internally consisting of an emitter follower that has a source impedance of approximately 330 $\Omega$  to facilitate interfacing the pin directly to a standard 10.7MHz ceramic filter without additional matching circuitry.

### 3.4.3 PLL Synthesizer

The Phase Locked Loop synthesiser consists of a VCO, an asynchronous divider chain, a phase detector with charge pump and a loop filter and is fully implemented on-chip. The VCO is including spiral inductors and varactor diodes. The oscillator signal is fed both to the synthesiser divider chain and to the downconverting mixer via a buffer amplifier. The **BUF** pin (Pin 11) has to be tied to ground. No additional components are necessary. The loop filter is also realised fully on-chip.

Using high side injection of the local oscillator (L0) for receiving frequencies below 921MHz and low side injection for frequencies above 921MHz, the receiving frequency band of 902 to 928MHz can be covered due to the L0 fre-

quency band of 910 to 932MHz. But please note that using high side injection of the L0 yields a sign inversion of the demodulated data signal in case of FSK. See also Section 4.4.

### 3.4.4 Crystal Oscillator

The on-chip crystal oscillator circuitry allows for utilisation of quartzes both in the 7 and 14MHz range as the overall division ratio of the PLL can be switched between 64 and 128 via the **CSEL** (Pin 16 ) pin according to the following table.

| Table 3-2 CSEL Pin Operating States |                   |
|-------------------------------------|-------------------|
| CSEL                                | Crystal Frequency |
| Open                                | 7.xx MHz          |
| Shorted to ground                   | 14.xx MHz         |

The calculation of the value of the necessary quartz load capacitance is shown in Section 4.3, the quartz frequency calculation is explained in Section 4.4.

### 3.4.5 Limiter

The Limiter is an AC coupled multistage amplifier with a cumulative gain of approximately 80dB that has a bandpass-characteristic centred around 10.7MHz. It has an input impedance of 330Ω to allow for easy interfacing to a 10.7MHz ceramic IF filter. The limiter circuit acts as a Receive Signal Strength Indicator (RSSI) generator which produces a DC voltage that is directly proportional to the input signal level as can be seen in Figure 4.2. This signal is used to demodulate the ASK receive signal in the subsequent baseband circuitry and to turn down the LNA gain by approximately 18dB in case the input signal strength is too strong as described in Section 3.4.1 and Section 4.1.

### 3.4.6 FSK Demodulator

To demodulate frequency shift keyed (FSK) signals a PLL circuit is used that is contained fully on chip. The Limiter output differential signal is fed to the linear phase detector as is the output of the 10.7MHz center frequency VCO. The demodulator gain is typically 200μV/kHz. The passive loop filter output that is comprised fully on chip is fed to both the VCO and the modulation format switch. This signal is representing the demodulated signal. This switch is actually a switchable amplifier with an AC gain of 11 that is controlled by the **MSEL**

pin (Pin 15) as shown in the following table. This gain was chosen to facilitate detection in the subsequent circuits.

| MSEL              | Modulation Format |
|-------------------|-------------------|
| Open              | ASK               |
| Shorted to ground | FSK               |

The DC gain is 1 in order not to saturate the subsequent Data Filter with the DC offset produced by the demodulator in case of large frequency offsets of the IF signal. The resulting frequency characteristic and details on the principle of operation of the switch are described in Section 4.6. The demodulator circuit is switched off in case of reception of ASK signals.

### 3.4.7 Data Filter

The data filter comprises an OP-Amp with a bandwidth of 100kHz used as a voltage follower and two 100kΩ on-chip resistors. Along with two external capacitors a 2nd order Sallen-Key low pass filter is formed. The selection of the capacitor values is described in Section 4.2.

### 3.4.8 Data Slicer

The data slicer is a fast comparator with a bandwidth of 100 kHz. This allows for a maximum receive data rate of approximately 120kBaud. The maximum achievable data rate also depends on the IF Filter bandwidth and the local oscillator tolerance values. Both inputs are accessible. The output delivers a digital data signal (CMOS-like levels) for the detector. The self-adjusting threshold on pin 20 its generated by RC-term or peak detector depending on the baseband coding scheme. The data slicer threshold generation alternatives are described in more detail in Section 4.5.

### 3.4.9 Peak Detector

The peak detector generates a DC voltage which is proportional to the peak value of the receive data signal. An external RC network is necessary. The input is connected to the output of the RSSI-output of the Limiter, the output is connected to the **PDO** pin (Pin 26 ). This output can be used as an indicator for the received signal strength to use in wake-up circuits and as a reference for the data slicer in ASK mode. Note that the RSSI level is also output in case of FSK mode.

### 3.4.10 Bandgap Reference Circuitry

A Bandgap Reference Circuit provides a temperature stable reference voltage for the device. A power down mode is available to switch off all subcircuits which is controlled by the **PWDN** pin (Pin 27) as shown in the following table. The supply current drawn in this case is typically 90nA.

| <b>PWDN</b>            | <b>Operating State</b> |
|------------------------|------------------------|
| Open or tied to ground | Powerdown Mode         |
| Tied to Vs             | Receiver On            |


# 4 Applications

## Contents of this Chapter

|     |   |      |
|-----|---|------|
| 4.1 | Choice of LNA Threshold Voltage and Time Constant . . . . . | 4-2  |
| 4.2 | Data Filter Design . . . . .                                | 4-4  |
| 4.3 | Crystal Load Capacitance Calculation . . . . .              | 4-5  |
| 4.4 | Crystal Frequency Calculation . . . . .                     | 4-6  |
| 4.5 | Data Slicer Threshold Generation . . . . .                  | 4-7  |
| 4.6 | ASK/FSK Switch Functional Description . . . . .             | 4-8  |
| 4.7 | Principle of the Precharge Circuit . . . . .                | 4-11 |

## 4.1 Choice of LNA Threshold Voltage and Time Constant

In the following figure the internal circuitry of the LNA automatic gain control is shown.




LNA\_autom.wmf

Figure 4-1 LNA Automatic Gain Control Circuitry

The LNA automatic gain control circuitry consists of an operational transimpedance amplifier that is used to compare the received signal strength signal (RSSI) generated by the Limiter with an externally provided threshold voltage  $U_{thres}$ . As shown in the following figure the threshold voltage can have any value between approximately 0.8 and 2.8V to provide a switching point within the receive signal dynamic range.

This voltage  $U_{thres}$  is applied to the **THRES** pin (Pin 23). The threshold voltage can be generated by attaching a voltage divider between the **3VOUT** pin (i.e. Pin 24) which provides a temperature stable 3V output generated from the internal bandgap voltage and the **THRES** pin. If the RSSI level generated by the Limiter is higher than  $U_{thres}$ , the OTA generates a positive current  $I_{load}$ . This yields a voltage rise on the **TAGC** pin (Pin 4). Otherwise, the OTA generates a negative current. These currents do not have the same values in order to achieve a fast-attack and slow-release action of the AGC and are used to charge an external capacitor which finally generates the LNA gain control voltage.





RSSI-AGC.wmf

Figure 4-2 RSSI Level and Permissible AGC Threshold Levels

The switching point should be chosen according to the intended operating scenario. The determination of the optimum point is described in the accompanying Application Note, a threshold voltage level of 1.8V is apparently a viable choice. It should be noted that the output of the **3VOUT** pin is capable of driving up to 50µA, but that the **THRES** pin input current is only in the region of 40nA. As the current drawn out of the **3VOUT** pin is directly related to the receiver power consumption, the power divider resistors should have high impedance values. The sum of R1 and R2 has to be 600kΩ in order to yield 3V at the **3VOUT** pin. R1 can thus be chosen as 240kΩ, R2 as 360kΩ to yield an overall **3VOUT** output current of 5µA<sup>1</sup> and a threshold voltage of 1.8V


**Note:** If the LNA gain shall be kept in either high or low gain mode this has to be accomplished by tying the **THRES** pin to a fixed voltage. In order to achieve high gain mode operation, a voltage higher than 2.8V shall be applied to the **THRES** pin, such as a short to the **3VOLT** pin. In order to achieve low gain mode operation a voltage lower than 0.7V shall be applied to the **THRES**, such as a short to ground.

As stated above the capacitor connected to the **TAGC** pin is generating the gain control voltage of the LNA due to the charging and discharging currents of the OTA and thus is also responsible for the AGC time constant. As the charging and discharging currents are not equal two different time constants will result. The time constant corresponding to the charging process of the capacitor shall be chosen according to the data rate. According to measurements performed at Infineon the capacitor value should be greater than 47nF.

1. note the 20kΩ resistor in series with the 3.1V internal voltage source

## 4.2 Data Filter Design

Utilising the on-board voltage follower and the two 100kΩ on-chip resistors a 2nd order Sallen-Key low pass data filter can be constructed by adding 2 external capacitors between pins 19 (SLP) and 22 (FFB) and to pin 21 (OPP) as depicted in the following figure and described in the following formulas<sup>1</sup>.



Filter\_Design.wmf

Figure 4-3 Data Filter Design

$$C1 = \frac{2Q\sqrt{b}}{R2\pi f_{3dB}} \quad C2 = \frac{\sqrt{b}}{4QR\pi f_{3dB}}$$

with

$$Q = \frac{\sqrt{b}}{a}$$

the quality factor of the poles

where

in case of a Bessel filter  $a = 1.3617$ ,  $b = 0.618$

and thus  $Q = 0.577$

and in case of a Butterworth filter  $a = 1.141$ ,  $b = 1$

and thus  $Q = 0.71$

Example: Butterworth filter with  $f_{3dB} = 5\text{kHz}$  and  $R = 100\text{k}\Omega$ :

$$C_1 = 450\text{pF}, C_2 = 225\text{pF}$$

1. taken from Tietze/Schenk: Halbleiterschaltungstechnik, Springer Berlin, 1999