

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









SmartLEWISTM TRX

TDA5340

High Sensitivity Multi-Channel Transceiver

Data Sheet

Revision 1.2, 13.06.2012

Wireless Sense & Control

Edition 13.06.2012

Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision Histo	ry		
Page or Item	Subjects (major changes since previous revisions)		
Revision 1.2, 1	3.06.2012		
Page 62	Package Outline Information added		
Revision 1.1, 3	0.05.2012		
Page 40	Voltage at PA Pin changed to Peak Voltage at pin RFOUT with max 10% TX Duty Cycle		
Page 40	Inserted maximum Peak Voltage at pin RFOUT with TX Duty Cycle above 10%		
Page 40	Inserted maximum DC Voltage at pin RFOUT		
Page 54	Inserted Definition for reception parameters		

Trademarks of Infineon Technologies AG

AURIX $^{\text{TM}}$, C166 $^{\text{TM}}$, Canpak $^{\text{TM}}$, CIPOS $^{\text{TM}}$, CIPURSE $^{\text{TM}}$, EconoPack $^{\text{TM}}$, CoolMos $^{\text{TM}}$, CoolSet $^{\text{TM}}$, CORECONTROL $^{\text{TM}}$, CROSSAVE $^{\text{TM}}$, DAVE $^{\text{TM}}$, EasyPIM $^{\text{TM}}$, EconoBRIDGE $^{\text{TM}}$, EconoDUAL $^{\text{TM}}$, EconoPIM $^{\text{TM}}$, EiceDRIVER $^{\text{TM}}$, eupec $^{\text{TM}}$, FCOS $^{\text{TM}}$, HITFET $^{\text{TM}}$, HybridPack $^{\text{TM}}$, ISOFACE $^{\text{TM}}$, IsoPack $^{\text{TM}}$, MiPaQ $^{\text{TM}}$, ModSTACK $^{\text{TM}}$, my-d $^{\text{TM}}$, NovalithIC $^{\text{TM}}$, OptiMoS $^{\text{TM}}$, ORIGA $^{\text{TM}}$, PRIMARION $^{\text{TM}}$, PrimePack $^{\text{TM}}$, PrimeSTACK $^{\text{TM}}$, PRO-SIL $^{\text{TM}}$, PROFET $^{\text{TM}}$, RASIC $^{\text{TM}}$, ReverSave $^{\text{TM}}$, Satric $^{\text{TM}}$, Sieget $^{\text{TM}}$, Sindrion $^{\text{TM}}$, Sipmos $^{\text{TM}}$, SmartLewis $^{\text{TM}}$, Solid Flash $^{\text{TM}}$, Tempfet $^{\text{TM}}$, thinQ! $^{\text{TM}}$, Trenchstop $^{\text{TM}}$, TriCore $^{\text{TM}}$.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-02-24



Table of Contents

Table of Contents

	Table of Contents	. 4
	List of Figures	. 6
	List of Tables	. 7
I	Product Description	. 8
1.1	Overview	. 8
1.2	Key Features	. 9
1.3	Target Applications	. 9
1.4	Application Example	10
2	Functional Overview	12
2.1	Pin Configuration	12
2.1.1	Pin Definition	13
2.2	Functional Block Diagram	20
2.3	Architecture Overview	20
2.4	Block Overview	21
2.5	Operating Modes	22
2.6	Block Description	23
2.6.1	Power Supply Circuitry	23
2.6.2	Chip Reset	23
2.6.3	RF / IF Receiver	24
2.6.4	Transmitter	25
2.6.5	Crystal Oscillator and Clock Divider	25
2.6.6	Sigma-Delta Fractional-N PLL Block	26
2.6.6.1	PLL Dividers	27
2.6.6.2	Digital Modulator	27
2.6.7	Decoding/Encoding Modes	27
2.6.8	ASK and FSK Demodulator	29
2.6.8.1	ASK Demodulator	29
2.6.8.2	FSK Demodulator	29
2.6.8.3	Automatic Frequency Control Unit (AFC)	29
2.6.8.4	Digital Automatic Gain Control Unit (AGC)	30
2.6.8.5	Digital Baseband (DBB) Receiver	
2.6.8.6	Clock and Data Recovery (CDR)	
2.6.8.7	Wake-Up Generator	32
2.6.8.8	Frame Synchronization	32
2.6.8.9	Message ID Scanning	
2.6.8.10	RUNIN, Synchronization Search Time and Inter-Frame Time	33
2.6.9	Application Interface	
2.6.9.1	Digital Control (4-wire SPI Bus)	
2.6.10	Chip Serial Number	38
3	Reference	39
3.1	Electrical Data	
3.1.1	Absolute Maximum Ratings	
3.1.2	Operating Range	
3.1.3	AC/DC Characteristics	
3.2	Test Circuitry Evaluation Board V1.3	
3.3	Test Board Layout, Evaluation Board V1.3	
3 4	Bill of Material	57





T -		_£	Co	4-	4-
ıa	nia	ΛT	L	nto	nts

4	Package Outlines			62
---	------------------	--	--	----

Data Sheet 5 Revision 1.2, 13.06.2012



List of Figures

List of Figures

igure 1	Application Example optimized for System Costs (3V3 Supply)	10
igure 2	Application Example optimized for RF performance (5V Supply)	11
igure 3	Pin-Out	12
igure 4	TDA5340 Block Diagram	20
igure 5	Main State Diagram	22
igure 6	3.3 Volts and 5 Volts Applications	23
igure 7	Reset Behavior	24
igure 8	Block Diagram RF Receiver Section	25
igure 9	Crystal Oscillator	26
igure 10	External Clock Generation Unit	26
igure 11	Synthesizer Block Diagram	27
igure 12	Encoding/Decoding Schemes	28
igure 13	Functional Block Diagram ASK/FSK Demodulator	29
igure 14	Analog RSSI output curve with AGC action ON (blue) vs. OFF (black)	30
igure 15	Functional Block Diagram Digital Baseband Receiver	31
igure 16	Clock Recovery (ADPLL)	31
igure 17	Structure of Payload Frame	33
igure 18	Burst Write Registers	35
igure 19	Write Register	35
igure 20	Read Register	36
igure 21	Burst Read Registers	36
igure 22	Read FIFO	36
igure 23	Write TX FIFO	37
igure 24	Transparent TX Command	37
igure 25	SPI Checksum Generation	38
igure 26	Chip Serial Number	38
igure 27	10dBm Matching, Output Power and Supply Current in TX vs. Output power stages	55
igure 28	13dBm Matching, Output Power and Supply Current in TX vs. Output power stages	55
igure 29	Test CircuitSchematic	56
igure 30	Test Board Layout	57
igure 31	PG-TSSOP-28 Package Outline (green package)	62





List of Tables

List of Tables

Table 1	Pin Definition and Function	
Table 2	Operating Modes	22
Table 3	Instruction Set	34
Table 4	Absolute Maximum Ratings	39
Table 5	Operating Range	40
Table 6	General Transceiver Characteristics	41
Table 7	Receive Characteristics	43
Table 8	Transmit Characteristics	46
Table 9	Synthesizer Characteristics	
Table 10	Receiver Frontend Characteristics	48
Table 11	Receiver 2nd IF Mixer, RSSI and Filter Characteristics	49
Table 12	Crystal Oscillator Characteristics	50
Table 13	Digital Input/Output Characteristics	
Table 14	Timing SPI-Bus Charcteristics	52
Table 15	BOM	57



1 Product Description

1.1 Overview

The IC is a low power ASK/FSK/GFSK Transceiver for the frequency bands 300-320, 415-495, 863-960 MHz. Biphase modulation schemes, like Manchester, bi-phase mark, bi-phase space and differential Manchester as well as NRZ are supported.

The chip offers a high level of integration and needs only a few external components, like a crystal, several blocking capacitors and the necessary matching elements. The IF-filter is integrated but depending on the performance requirements an external ceramic IF-filter can be used. For low cost applications an external passive antenna switch configuration can be used.

The device is qualified according to automotive quality standards and operates between -40 and +110 °C at supply voltage ranges of 3.0-3.6 Volts or 4.5-5.5 Volts.

A fully integrated Sigma-Delta Fractional-N PLL Synthesizer, with high frequency resolution and a crystal oscillator as reference, generates the necessary frequencies for the power amplifier or down conversion mixers. The on-chip temperature sensor may be utilized for temperature drift compensation of the crystal oscillator.

The receiver portion is realized as a double down conversion super-heterodyne / low-IF architecture each with image rejection supplemented by digital signal processing in the baseband. This architecture enables outstanding sensitivity performance in combination with very good blocking performance values.

The transmitter section comprises a class C/E power amplifier with a high efficiency and an output power level of up to 14 dBm. A tuning feature for the output power is possible via several switchable parallel output stages, of course matching to lower power levels is always possible. For higher power applications an external power amplifier can be used and the internal PA serves as a power driver. For ASK modulation a programmable data shaping is provided. With the fractional-N PLL synthesizer and a selectable Gaussian data shaping filter a very accurate and precise FSK modulation is achieved. The transmit data can be either stored in a separate FIFO data buffer or directly provided via the bus interface.

The receiver portion is able to scan autonomuosly for incoming data by using the self polling feature while the host micro controller can stay in power down mode, which reduces the system current consumption significanty.

The digital baseband processing unit together with the high performance downconverter is the key element for the exceptional sensitivity performance of the device which take it close to the theoretical top-performance limits. It comprises signal and noise detectors, matched data filter, clock and data recovery, data slicer and a format decoder. It demodulates the received ASK or FSK data stream and recovers the data clock out of the received data with very fast synchronization times which can then be either accessed via separate pins or used for further processing like frame synchronization and intermediate storage in the on-chip FIFO.

The RSSI output signal is converted to the digital domain with an ADC. All these signals are accessible via the 4-wire SPI interface bus.

Up to 4 pre-configured telegram formats with different data rates and filter bandwidths can be stored into the device offering independent pre-processing of the received and transmitted data. The downconverter can be also configured to single-conversion mode at moderately reduced selectivity and image rejection performance but at the advantage of saving the external IF filter.



1.2 Key Features

Transceiver

- Multiband / Multichannel (300-320 MHz, 415-495 MHz, 863-960 MHz)
- High receiver sensitivity better than -116 dBm
- · Power amplifier with up to 14 dBm output power
- Very Low Current consumption:
 - Receive Mode: 12 mA (typ)
 - Transmit Mode at 10 dBm and 434 MHz: 12 mA (typ)
 - Sleep Mode (XTAL ON): 40 uA (typ)
 - Deep Sleep Mode (XTAL OFF): 7 μA (typ)
 - Power down Mode: 0.9 uA (typ)
- ASK and FSK capability with programmable Gaussian data shaping
- 20 dB programable output power range
- On-chip IF filter with selectable bandwidth (optional an external CER-filter is possible)
- Sigma-delta fractional-N PLL synthesizer with high resolution
- Automatic Frequency Control function (AFC) for offset carrier frequency

Digital Baseband

- Multi protocol handling: Up to 4 parallel parameter sets for autonomous scanning and receiving from different sources
- Integrated data and clock recovery
- Autonomous receive functionality: Frame synchronisation, format decoding, message ID screening
- 288 Bit RX/TX-FIFO for receive and transmit data
- Wake-up generator and polling timer unit
- · Ultra-fast wake-up on RSSI
- Supports all bi-phase format schemes and NRZ

General

- Operating temperature range -40 to +110°C
- Supply voltage range 3.0 to 3.6 V or 4.5 to 5.5 V
- Brownout detector
- Integrated 4-wire SPI bus interface
- 32-bit wide Unique ID on chip
- On-chip temperature sensor
- ESD protection +/- 2 kV on all pins (HBM)
- PG-TSSOP-28 package

1.3 Target Applications

- Remote keyless entry (RKE)
- · Remote start applications
- Passive Keyless Entry (PKE)
- Security Alarm Systems
- Automatic Meter Reading (AMR) and Infrastructure (AMI)
- Home Automation
- Remote Control
- Sensor Networks
- Short range radio data transmission

Data Sheet 9 Revision 1.2, 13.06.2012



1.4 Application Example

The Application examples within this section where optimezed for performance and sytem costs. Of course there exists several steps inbetween which can be realized by the customer to fullfill the application specific needs.




Figure 1 Application Example optimized for System Costs (3V3 Supply)






Figure 2 Application Example optimized for RF performance (5V Supply)



2 Functional Overview

2.1 Pin Configuration




Figure 3 Pin-Out



2.1.1 Pin Definition

Table 1 Pin Definition and Function

Pin Nr	Pad Name	Equivalent I/O Schematic	Function
1	PPRF_RSSI	VDDRF VDDA VDDA VDDA Vm_p Vm_n GNDA GNDRF	Analog output Digital output with weak driver capability, always in 3V domain CLK_OUT, RX_RUN, NINT, ANT_EXTSW1, ANT_EXTSW1, DATA, DATA_MATCHFIL, CH_DATA, CH_STR, RXD, RXSTR, TXSTR and TRISTATE are programmable via SFR default: TRISTATE
2	VDDA	VDD5V	Analog input Analog supply
		WReg VDDA GNDA	
3	GNDA	VDDA GNDA	Analog Ground
		analog ground	



Table 1 Pin Definition and Function

Pin Nr	Pad Name	Equivalent I/O Schematic	Function
4	IF_IN	VDDA Not sel_inp 320Ω mimCAP 10p sel_inp sel_inp GNDIF WDDA GNDIF	Analog input IF mixer input
5	GND_IF	GNDIF GNDA	Analog Ground
6	VDD5V	VDD5V GNDD GNDD 5V supply	Analog input 5 Volt supply input
7	VDDD	VDD5V VReg SNDD	Analog input digital supply input



Table 1 Pin Definition and Function

Pin Nr	Pad Name	Equivalent I/O Schematic	Function
8	VDDD1V5	VDDD VIEW OF THE PROPERTY OF T	Analog output 1.5V regulator
9	GNDD	VDDD A GNDD	Digital ground
10	PP0	VDD5V VDD5V PP0-PP2 GNDD GNDD	Digital output CLK_OUT, RX_RUN, NINT, ANT_EXTSW1, ANT_EXTSW1, DATA, DATA_MATCHFIL, CH_DATA, CH_STR, RXD, RXSTR, TXSTR and TRISTATE are programmable via SFR default: CLK_OUT
11	PP1	same as PP0	Digital output CLK_OUT, RX_RUN, NINT, ANT_EXTSW1, ANT_EXTSW1, DATA, DATA_MATCHFIL, CH_DATA, CH_STR, RXD, RXSTR, TXSTR and TRISTATE are programmable via SFR default: DATA



Table 1 Pin Definition and Function

Pin Nr	Pad Name	Equivalent I/O Schematic	Function
12	PP2	same as PP0	Digital output CLK_OUT, RX_RUN, NINT, ANT_EXTSW1, ANT_EXTSW1, DATA, DATA_MATCHFIL, CH_DATA, CH_STR, RXD, RXSTR, TXSTR and TRISTATE are programmable via SFR default: NINT
13	P_ON	P-ON FOR GNDD VDDD GNDD	Digital input power-on reset
14	XTAL1	VDDD VDDD XTAL1 GNDD GNDD GNDD	Analog input crystal oscillator input
15	XTAL2	VDDD VDDD VDDD XTAL2 GNDD GNDD GNDD	Analog output crystal oscillator output
16	NCS	VDD5V VDDD 500Ω GNDD GNDD GNDD	Digital input SPI Not Chip select



Table 1 Pin Definition and Function

Pin Nr	Pad Name	Equivalent	I/O Schematic		Function
17	SCK	SCK ■	VDD5V 500Ω GNDD	VDDD A GNDD	Digital input SPI clock
18	SDI	SDI ■	VDD5V 500Ω GNDD	VDDD GNDD	Digital input SPI data in
19	SDO	SDO •	VDD5V	VDD5V vm_p vm_n GNDD	Digital output SPI data out
20	TM	тм	VDD5V 500Ω GNDD	VDDD GNDD	Digital input connect to digital ground



Table 1 Pin Definition and Function

Pin Nr	Pad Name	Equivalent I/O Schematic	Function
21	GNDRF	VDDRF	Analog ground
22	LNA_INN	LNA_INN LNA GNDRF	Analog input - RF input
23	LNA_INP	LNA_INP LNA GNDRF	Analog input +RF input
24	GNDRF	VDDRF	Analog ground
25	RFOUT	RFOUT	Analog output power amplifier output



Table 1 Pin Definition and Function

Pin Nr	Pad Name	Equivalent I/O Schematic	Function			
26	PPRF	VDDRF VDDRF Vm_p GNDRF GNDRF	Digital output always in 3V domain CLK_OUT, RX_RUN, NINT, ANT_EXTSW1, ANT_EXTSW1, DATA, DATA_MATCHFIL, CH_DATA, CH_STR, RXD, RXSTR, TXSTR and TRISTATE are programmable via SFR default: TRISTATE			
27	VDDRF	VDD5V VRed VDDRF VDDRF	Analog input RF supply			
28	IF_OUT	VDDRF VDDRF 330Ω F-OUT GNDRF GNDRF VDDRF GNDRF	Analog output Mixer output			



2.2 Functional Block Diagram




Figure 4 TDA5340 Block Diagram

2.3 Architecture Overview

A fully integrated Sigma-Delta Fractional-N PLL Synthesizer covers the frequency bands 300-320 MHz, 415-495 MHz, 860-960 MHz with a high frequency resolution, using only one VCO running at around 3.6 GHz. This makes the IC most suitable for Multi-Band/Multi-Channel applications. For Multi-Channel applications a very good channel separation is essential. To achieve the necessary high sensitivity and selectivity a double down conversion super-heterodyne architecture is used. The first IF frequency is located at 10.7 MHz and the second IF frequency at 274 kHz. For both IF frequencies an adjustment-free image frequency rejection feature is realized. In the second IF domain the filtering is done with an on-chip third order bandpass polyphase filter. A multi-stage bandpass limiter completes the RF/IF path of the receiver. For Single-Channel applications with relaxed requirements to selectivity, a single down conversion low-IF scheme can be selected.

A highly efficient Class C/E Power amplifier with an output level of +14dBm combined with a Gaussian Filter for GFSK and amplitude ramping functions for shaped ASK is implemented. A high resolution power adjustment can be done to trim the output power for highest system power savings. The data can be either shifted out of a on-chip transmit FIFO or directly provided on an input pin.

An RSSI generator delivers a DC signal proportional to the applied input power and is also used as an ASK demodulator. Via an anti-aliasing filter this signal feeds an ADC with 10 bits resolution. The limiter output signal



feeds a digital FSK demodulator. This block demodulates the FSK data and delivers an AFC signal which controls the divider factor of the PLL synthesizer. A digital receiver, which comprises RSSI peak detectors, a matched data filter, a clock and data recovery, a data slicer, a frame synchronization and a data FIFO, decodes the received ASK or FSK data stream. The recovered data and clock signals are accessible via 2 separate pins. The FIFO data buffer is accessible via the SPI bus interface. The crystal oscillator serves as the reference frequency for the PLL phase detector, the clock signal of the Sigma-Delta modulator and divided by two as the 2nd local oscillator signal. To accelerate the start up of the crystal oscillator two modes are selectable: a Low Power Mode (with lower precision) and a High Precision Mode.

2.4 Block Overview

The TDA5340 is separated into the following main blocks:

- RF / IF Receiver
- Power Amplifier
- Crystal Oscillator and Clock Divider
- Sigma-Delta Fractional-N PLL Synthesizer
- · ASK / FSK Demodulator incl. AFC and AGC
- · RSSI Peak Detector
- Digital Baseband Receiver
- Digital Baseband Transmitter
- · Power Supply Circuitry
- System Interface
- · System Management Unit



2.5 Operating Modes

The transceiver has three different power saving modes, two receive modes and a transmit mode. The different operating modes are used to adjust the transceiver functionality to the needs of the application. Depending on the used communication protocols the appropriate power saving mode can be selected. In the table below all different modes are listed and corresponding to the modes the active blocks and current consumptions are shown.

Table 2 Operating Modes

Operating Mode	Transceive	typ. Current							
	Dig. Vreg	Ana. Vreg	XTAL	SFR	SPI	PLL	PA	RX	Consumption
Power Down	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	0.9 μΑ
Deep Sleep	ON	OFF	OFF	ON	OFF	OFF	OFF	OFF	7 μΑ
Sleep	ON	OFF	ON ¹⁾	ON	ON	OFF	OFF	OFF	40 μA ²⁾
Sleep ADC enabled	ON	ON	ON ¹⁾	ON	ON	OFF	OFF	OFF	1 mA
Transmit Ready	ON	ON	ON	ON	ON	ON	OFF	OFF	5.8 mA
Transmit Idle	ON	ON	ON	ON	ON	OFF	OFF	OFF	<3 mA
Transmit	ON	ON	ON	ON	ON	ON	ON	OFF	12.5 mA ³⁾
Receive	ON	ON	ON	ON	ON	ON	OFF	ON	11 mA ⁴⁾

- 1) selectable between XTAL in high or low precision mode
- 2) XTAL in low precision mode
- 3) 10dBm Output power at 434MHz
- 4) single down conversion Mode (no external CER Filter used)




Figure 5 Main State Diagram




2.6 Block Description


2.6.1 Power Supply Circuitry

The chip may be operated within a 5 Volts or a 3.3 Volts environment.

For operation within a 5 Volts environment (supply voltage range 1), the chip is supplied via the VDD5V pin. In this configuration the digital I/O pads are supplied via VDD5V and a 5 V to 3.3 V voltage regulator supplies the analog/RF section (only active in Run Modes). When operating within a 3.3 Volts environment (supply voltage range 2), the VDD5V, VDDA, VDDD and VDDRF pins must be supplied. The 5 V to 3.3 V voltage regulators are inactive in this configuration. The internal digital core is supplied by an additional 3.3 V to 1.5 V regulator. The regulators for the digital section are controlled by the signal at P_ON (Power On) pin. A low signal at P_ON disables all regulators and set the IC in Power Down Mode. A low to high transition at P_ON enables the regulators for the digital section and initiates a power on reset. The regulator for the analog section is controlled by the Master Control Unit and is active only when the RF section is active. To provide data integrity within the digital units, a brownout detector monitors the digital supply. In case a voltage drop of VDDD below approximately 2.45 V is detected a RESET will be initiated. A typical power supply application for a 3.3 Volts and a 5 Volts environment is shown in the figure below.







Supply-Application in 5V environment

Figure 6 3.3 Volts and 5 Volts Applications

2.6.2 Chip Reset

Power down and power on are controlled by the P_ON pin. A LOW at this pin keeps the IC in Power Down Mode. All voltage regulators and the internal biasing are switched off. A high transition at P_ON pin activates the appropriate voltage regulators and the internal biasing of the chip. A power up reset is generated at the same time.

When operating in a 5V environment, the voltage-drop across the voltage regulators 5 → 3.3V has to be limited, to keep the regulators in a safe operating range. Resistive or capacitive loads (in excess to the scheme shown above) on pins VDDA and VDDD are not recommended.






Figure 7 Reset Behavior

A second source that can trigger a reset is a brownout event. Whenever the integrated brownout detector measures a voltage drop below the brownout threshold on the digital supply, the integrity of the stored data and configuration can no longer be guaranteed; thus a reset is generated. While the supply voltage stays between the brownout and the functional threshold of the chip, the NINT signal is forced to low. When the supply voltage drops below the functional threshold, the levels of all digital output pins are undefined. When the supply voltage raises above the brownout threshold, the IC generates a high pulse at NINT and remains in the reset state for the duration of the reset time. When the IC leaves the reset state, the Interrupt Status registers are set to 0xFF and the NINT signal is forced to low. Now, the IC starts operation in the SLEEP Mode, ready to receive commands via the SPI interface. The NINT signal will go high, when one of the Interrupt Status registers is read for the first time.

2.6.3 RF / IF Receiver

The receiver path uses a double down conversion super-heterodyne/low-IF architecture, where the first IF frequency is located at 10.7 MHz and the second IF frequency at 274 kHz. For the first IF frequency an adjustment-free image frequency rejection is realized by means of two I/Q-mixers followed by a second order passive polyphase filter centered at 10.7 MHz (PPF). The I/Q-oscillator signals for the first down conversion are delivered from the PLL synthesizer. The frequency selection in the first IF domain is done by an external CER filter. For moderate or low performance applications, this ceramic filter can be substituted by a simple LC Pi-filter or completely by-passed using the receiver as a single down conversion low-IF scheme with 274 kHz IF frequency.



The down conversion to the second IF frequency is done by means of two high-side injected I/Q-mixers together with an on-chip third order bandpass polyphase filter (PPF2 + BPF). The I/Q-oscillator signals for the second down conversion are directly derived by division of two from the crystal oscillator frequency. The bandwidth of the bandpass filter (BPF) can be selected from 50 kHz to 300 kHz in 5 steps. For a frequency offset of 150 kHz to 120 kHz, the AFC (Automatic Frequency Control) function is mandatory. Activated AFC option might require a longer preamble sequence in the receive data stream.

The receiver enable signal (RX_RUN) can be offered at each of the port pins to control external components. Whenever the receiver is active, the RX_RUN output signal is active. Active high or active low is configurable via PPCFG2 register.




Figure 8 Block Diagram RF Receiver Section

2.6.4 Transmitter

A highly efficient Class C/E Power amplifier with output levels of +14 dBm combined with a Gaussian Filter for GFSK and amplitude ramping functions for shaped ASK is implemented. A high resolution power adjustment can be done to trim the output power for highest system power savings. The data can be either shifted out of a on-chip transmit FIFO or directly provided on an input pin.

2.6.5 Crystal Oscillator and Clock Divider

The crystal oscillator is a Pierce type oscillator. An automatic amplitude regulation circuitry allows the oscillator to operate with minimum current consumption. In SLEEP Mode, where the current consumption should be as low as possible, the load capacitor must be small and the frequency is slightly detuned, therefore all internal trim capacitors are disconnected. The internal capacitors are controlled by the crystal oscillator calibration registers XTALCALx. With a binary weighted capacitor array the necessary load capacitor can be selected.

Whenever a XTALCALx register value is updated, the selected trim capacitors are automatically connected to the crystal so that the frequency is precise at the specified value. Step size is 1 pF. The SFR control bit XTALHPMS can be used to activate the High Precision Mode also during SLEEP Mode.