

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










### **TDA7333N**

## RDS/RBDS processor

#### **Features**

- 3<sup>rd</sup> order high resolution sigma delta converter for MPX sampling
- Digital decimation and filtering stages
- Demodulation of european radio data system (RDS)
- Demodulation of USA radio broadcast data system (RBDS)
- Automatic group and block synchronization with flywheel mechanism
- Error detection and correction
- RAM buffer with a storage capacity of 24 RDS blocks and related status information
- Programmable interrupt source (RDS block A, B, or D, TA, TA EON)
- I<sup>2</sup>C/SPI bus interface
- Input frequency range 4-21 MHz
- Power down mode
- 3.3 V power supply, 0.35 µm CMOS technology



### **Description**

The TDA7333N circuit is a RDS/RDBS signal processor, intended for recovering the inaudible RDS/RBDS informations which are transmitted on most FM radio broadcasting stations..

Table 1. Device summary

Order code	Operating temp. range, °C	Package	Packing
TDA7333N	-40 to +85	TSSOP16	Tube
TDA7333NTR	-40 to +85	TSSOP16	Tape & reel

Contents TDA7333N

# **Contents**

1	Bloc	k diagra	nm and pin description
	1.1	Block o	liagram
	1.2	Pin des	scription 6
2	Elec	trical sp	ecifications 8
	2.1	Absolu	te maximum ratings
	2.2	Genera	al interface electrical characteristics
	2.3	Electric	cal characteristics
3	Fund	tional d	lescription11
	3.1	Overvi	ew1 <sup>-</sup>
	3.2	Fractio	nal PLL
	3.3	Sigma	delta converter
	3.4	Democ	lulator
	3.5	Group	and block synchronization module14
	3.6	Flywhe	el mechanism
	3.7	RAM B	uffer
	3.8	Progra	mming through serial bus interface
		3.8.1	rds_int register
		3.8.2	rds_qu register
		3.8.3	rds_corrp register
		3.8.4	rds_bd_h register
		3.8.5	rds_bd_l register
		3.8.6	rds_bd_ctrl register24
		3.8.7	sinc4reg register24
		3.8.8	testreg register
		3.8.9	pllreg4 register
		3.8.10	pllreg3 register
		3.8.11	pllreg2 register
		3.8.12	pllreg1 register
		3.8.13	pllreg0 register
	3.9		nsfer mode
		3.9.1	Write transfer

TDA7333N														Со	nte	nts
		3.9.2	F	lead	trans	sfer		 		. 28						
	3.10	SPI M	ode					 		30						
4	Appl	ication	no	tes				 	 	 	 	 		 		33
	4.1	Typica	I RE	OS d	ata t	tran	sfer	 		33						
5	Pack	age inf	orn	natio	on .			 	 	 	 	 		 		34
6	Revis	sion his	sto	ry .				 	 	 	 	 		 		35

List of tables TDA7333N

# List of tables

Table 1.	Device summary	1
Table 2.	Pin description	
Table 3.	Absolute maximum ratings	8
Table 4.	General interface electrical characteristics	
Table 5.	Electrical characteristics	8
Table 6.	External pins alternate functions	20
Table 7.	Registers description	20
Table 8.	Document revision history	

TDA7333N List of figures


# **List of figures**

-ıgure 1.	Block diagram	
igure 2.	Pin connection (top view)	. 6
igure 3.	Fractional PLL	11
igure 4.	Demodulator block diagram	13
Figure 5.	Group and block synchronization diagram	
Figure 6.	Example for flywheel mechanism	16
igure 7.	RAM buffer usage	
igure 8.	RAM buffer update depends on "syncw" bit rds_bd_ctrl[0]	
Figure 9.	RAM buffer states	
Figure 10.	rds_int registe	
Figure 11.	rds_qu register	
Figure 12.	rds_corrp register	22
igure 13.	rds_bd_h registe	
Figure 14.	rds_bd_l register	
Figure 15.	rds_bd_ctrl register	
Figure 16.	sinc4reg register	
igure 17.	testreg register	
igure 18.	pllreg4 register	
igure 19.	pllreg3 register	
igure 20.	pllreg2 register	
Figure 21.	pllreg1 register	
igure 22.	pllreg0 register	
igure 23.	$I_2^2$ C data transfer	
igure 24.	1 <sup>2</sup> C write transfer	
igure 25.	I <sup>2</sup> C write operation example: write of rds_int and rds_bd_ctrl registers	
igure 26.	1 <sup>2</sup> C read transfer	
igure 27.	1 <sup>2</sup> C read access example 1: read of 5 bytes	
igure 28.	I <sup>2</sup> C read access example 2: read of 1 byte	
igure 29.	SPI data transfer	
igure 30.	Write rds_int, rds_bd_ctrl and pll_reg4 registers in SPI mode, reading RDS data and related flags.	
igure 31.	Read out RDS data and related flags, no update of rds_int and rds_bd_ctrl registers	
igure 32.	Write rds_int registers in SPI mode, reading 1 register	
igure 33.	TSSOP16 mechanical data and package dimensions	34

#### Block diagram and pin description 1


#### 1.1 **Block diagram**

Figure 1. **Block diagram** 



#### 1.2 Pin description

Figure 2. Pin connection (top view)



**577** 

Table 2. Pin description

Pin #	Pin name	Function
1	VDDA	Analog supply voltage
2	REF3	Reference voltage 3 of A/D converter (2.65 V)
3	REF2	Reference voltage 2 of A/D converter (1.65 V)
4	REF1	Reference voltage 1 of A/D converter (0.65 V)
5	VSS	Common ground
6	ТМ	Testmode selection (scan test). Normal mode must be connected to gnd.
7	VDDD	Digital supply voltage
8	RESETN	External reset input (active low)
9	XTI	Oscillator input
10	хто	Oscillator output
11	SCL_CLK	Clock signal for I <sup>2</sup> C and SPI modes
12	SDA_DATAIN	Data line in I <sup>2</sup> C mode, data input in SPI mode
13	SA_DATAOUT	Slave address in I <sup>2</sup> C mode, data output in SPI mode
14	CSN	Chip select (1 = I <sup>2</sup> C mode, 0=SPI mode)
15	INTN	Interrupt output (active low), prog. at buff.not empty,buff. full, block A,B,D ,TA, TA EON
16	MPX	Multiplex input signal

# 2 Electrical specifications

### 2.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	3.3 V power supply voltages	-	-0.5	-	4	V
V <sub>in</sub>	Input voltage	5 V tolerant inputs	-0.5	-	5.5	V
V <sub>out</sub>	Output voltage	5 V tolerant output buffers in tri-state	-0.5	-	5.5	٧
T <sub>stg</sub>	Storage temperature	-	-55	-	150	°C
		Human body model		≥ ±2000		V
V <sub>ESD</sub>	ESD withstand voltage	Machine model	≥ ±200			٧
		Charged device model, corner pins		≥ ±1000		V

#### 2.2 General interface electrical characteristics

Table 4. General interface electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>il</sub>	Low level input current	V <sub>i</sub> = 0 V	-	-	1	μΑ
I <sub>ih</sub>	High level input current	$V_i = V_{DD}$	-	-	1	μΑ
	Five volt tolerant tri-state	$V_0 = 0 \text{ V or } V_{DD}$	-	-	1	μΑ
l <sub>ozFT</sub>	output leakage without pull up/down device	$V_0 = 5.5 \text{ V}$	-	1	3	μΑ

#### 2.3 Electrical characteristics

 $T_{amb}$  = -40 to +85 °C,  $V_{DDA}/V_{DDD}$  = 3.0 to 3.6 V,  $f_{osc}$  = 8.55 MHz, unless otherwise specified  $V_{DDD}$  and  $V_{DDA}$  must not differ more than 0.15 V

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Supply (pin 1,5,7)								
V <sub>DDD</sub>	Digital supply voltage	-	3.0	3.3	3.6	V		
V <sub>DDA</sub>	Analog supply voltage	-	3.0	3.3	3.6	V		
	B: :: 1	Normal mode	-	14	-	mA		
IDDD	Digital supply current	Power down mode	-	< 1	-	μΑ		
	Analog aupply aurrent	Normal mode	-	11.7	-	mA		
IDDA	Analog supply current	Power down mode	-	< 1	-	mA		

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Digital inp	outs( pin 6,8,11,12,13,14)					
V <sub>il</sub>	Low level input voltage	-	-	-	0.8	V
$V_{ih}$	High level input voltage	-	2.0	-	-	V
V <sub>ilhyst</sub>	Low level threshold input falling	-	1.0	-	1.15	V
V <sub>ihhyst</sub>	High level threshold input rising	-	1.5	-	1.7	V
V <sub>hst</sub>	Schmitt trigger hysteresis	-	0.4	-	0.7	V
Digital ou	tputs (pin 12,13,15) are open d	Irains				
V <sub>oh</sub>	High level output Voltage	Open drain, depends on external circuitry	-	n/a	-	V
V <sub>ol</sub>	Low level output Voltage	I <sub>ol</sub> =4 mA, takes into account 200 mV drop in the supply voltage	-	-	0.4	V
Analog in	puts (pin 16)				•	
$V_{MPX}$	Input Range of MPX Signal	-	-	-	0.75	Vrms
-	Input Impedance of MPX pin	-	-	55k	-	Ohm
(	Blocking Capac. of REF Pins	Electrolyte capacitor parallel to	-	2.2	-	μF
C <sub>ref</sub>	Blocking Capac. Of HEF Fills	ceramic capacitor	-	100	-	nF
Crystal/os	scillator parameters					
f <sub>osc</sub>	Quartz frequency	-	4	10.25	21	MHz
f <sub>oto</sub>	Total quartz frequency tolerance	T <sub>amb</sub> = -40 to 85 °C	-	-	100	ppm
t <sub>su</sub>	Start up time	-	-	-	10	ms
9 <sub>m</sub>	Oscillator transconductance	-	0.0006	-	-	A/V
$C_{xti}$ , $C_{xto}$	Load capacitance	With crystal between XTI and XTO	-	16	-	pF
External 3	(TI input frequency mode (pin	9)				
f <sub>exti</sub>	Externaly applied XTI frequency	-	4	10.25	21	MHz
V <sub>xti</sub>	XTI input voltage	With $R_{xto} = 3.3$ kOhm, and $f_{exti} = 10.25$ MHz	220	-	-	mVpp
C <sub>in</sub>	Coupling capacitor for external clock frequency	-	-	100	-	pF
R <sub>xto</sub>	XTO pull up to VDDD	-	-	3.3	-	kΩ

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
PLL parai	PLL parameters							
f <sub>vco</sub>	VCO range	-	150	-	250	MHz		
f <sub>vin</sub>	VCO input range	-	4	-	21	MHz		
t <sub>lock</sub>	PLL lock time	-	-	-	500	μs		
I <sub>DF</sub>	Input divide factor	-	1	-	32	-		
O <sub>DF</sub>	Output divide factor	-	2	-	32	-		
M <sub>F</sub>	Integer multiplication factor	-	10	-	128	-		
FRA	Fractional multiplication factor	FRA/2 <sup>14</sup>	0	-	2 <sup>14</sup>	-		
Bandpass	filter		•	•	•			
f <sub>p</sub>	Pass-band frequencies	-	55.6	-	58.4	kHz		
R <sub>p</sub>	Pass-band ripple	-	-0.5	-	+0.5	dB		
f <sub>stop</sub>	Stop-band corner frequencies	-	53	-	61	kHz		
R <sub>s</sub>	Stop-band attenuation	-	-	-43	-	dB		
I <sup>2</sup> C (@ fsy	rs = 8.55/8.664 MHz)	1	•					
f <sub>I2C</sub>	Clock frequency in I <sup>2</sup> C mode	-	-	-	400	kHz		
ts <sub>udat</sub>	Data setup time	-	250	-	-	ns		
SPI (@ fs	ys = 8.55/8.664 MHz)		•		•			
f <sub>SPI</sub>	Clock frequency in SPI mode	-	-	-	1	MHz		
t <sub>ch</sub>	Clock high time	-	450	-	-	ns		
t <sub>cl</sub>	Clock low time	-	450	-	-	ns		
t <sub>csu</sub>	Chip select setup time	-	500	-	-	ns		
t <sub>csh</sub>	Chip select hold	-	500	-	-	ns		
t <sub>odv</sub>	Output data valid	-	-	-	250	ns		
t <sub>oh</sub>	Output hold	-	0	-	-	ns		
t <sub>d</sub>	Deselect time	-	1000	-	-	ns		
t <sub>su</sub>	Data setup time	-	200	-	-	ns		
t <sub>h</sub>	Data hold time	-	200	-	-	ns		

# 3 Functional description

#### 3.1 Overview

The new RDS/RBDS processor contains all RDS/RBDS relevant functions on a single chip. It recovers the inaudible RDS/RBDS information which are transmitted on most FM radio broadcasting stations.

The oscillator frequency can be derived from the tuner with typical value of 10.25 MHz . The device can operate with frequencies in the range of 4-21 MHz. Therefor the fractional PLL must be initialized through  $I^2$ C/SPI interface to generate the internal 8.55 MHz or 8.664 MHz reference clock with a freq. tolerance of  $\pm 0.7$  kHz.

Due to an integrated 3<sup>rd</sup> order sigma delta converter, which samples the MPX signal, all further processing is done in the digital. After filtering the highly over sampled output of the A/D converter, the RDS/RBDS demodulator extracts the RDS data clock, RDS data signal and the quality information. A next RDS/RBDS decoder will synchronize the bit wise RDS stream to a group and block wise information. This processing includes an error detection and error correction algorithm. In addition, an automatic flywheel control avoids overheads in the data exchange between the RDS/RBDS processor and the host.

The device operates in accordance with the CENELEC Radio Data System (RDS) specification EN50067.

#### 3.2 Fractional PLL




Figure 3. Fractional PLL

The fractional PLL (*Figure 3*) is used to generate from the XTI input clock one of the two possible system clocks (fsys) 8.55 MHz or 8.664 MHz. For this a setting for the input diver factor (IDF), output divider factor (ODF), multiplication factor (MF) and fractional factor (FRA) must be found (max. fsys tolerance  $\pm 0.7$  kHz). For fractional mode an additional dither can be enabled (DITEN) to eliminate tones in the PLL output clock. The fractional mode can be disabled (FRAEN) if not needed.

The system clock (fsys) is equal to the XTI input clock after reset. After the PLL is locked, the system clock will switch automatically to the PLL output clock. Then the SPI/I<sup>2</sup>C can be used at the maximum speed of 400 kbits/s.

The initialization of the PLL must be done only once after hardware reset. After PLL locking the RDS functionality can be used regardless of the PLL.

All clocks can be disabled in power down mode, which can be exited only by a hardware reset (pin RESETN).

#### 3.3 Sigma delta converter

The sigma delta modulator is a  $3^{rd}$  order (second order-first order cascade) structure. Therefore a multi bit output (2 bit streams) represents the analog input signal. A next digital noise canceller will take the 2 bit streams and calculates a combined stream which is then fed to the decimation filter. The modulator works at a sampling frequency of fsys/2. The over sampling factor in relation to the band of interest (57 kHz  $\pm$  2.4 kHz) is 38.

#### 3.4 Demodulator

The demodulator includes:

- RDS quality indicator with selectable sensitivity
- Selectable time constant of 57 kHz PLL
- Selectable time constant of bit PLL
- Time constant selection done automatically or by software

The demodulator is fed by the 57 kHz bandpass filter and interpolated multiplex signal. The input signal passes a digital filter extracting the sinus and cosinus components, to be used for further processing.

The sign of both channels are used as input for the ARI indicator and for the 57 kHz PLL.

A fast ARI indicator determines the presence of an ARI carrier. If an ARI carrier is present, the 57 kHz PLL is operating as a normal PLL, else it is operating as a Costas loop.

One part of the PLL is compensating the integral offset (frequency deviation between oscillator and input signal).

One channel of the filter is fed into the half wave integrator. Two half waves are created, with a phase deviation of 90 degrees. One wave represents the RDS component, whereas the other wave represents the ARI component.

The sign of both waves are used as reference for the bit PLL (1187.5 Hz).

The RDS wave is then fed into the half wave extractor. This leads into an RDS signal, which after integration and differential decoding represents the RDS data.

In a similar way a quality bit can be calculated. This is useful to optimize error correction.




Figure 4. Demodulator block diagram

The module needs a fixed clock of 8.55 MHz. Optionally an 8.664 MHz clock may be used by setting the corresponding bit in rds bd ctrl register (refer to Section 3.8.6).

In order to optimize the error correction in the group and block synchronization module, the sensitivity level of the quality bit can be adjusted in four steps with "qsens" bits rds\_bd\_ctrl[5:4]. Only bits marked as bad by the quality bit are allowed to be corrected in the group and block synchronization module. If an error correction is done on a good marked RDS bit, the "data\_ok" bit rds\_corrp[1] will not be set (refer to *Section 3.8.3*).

The RDS bit demodulator can be controlled by the bits 1-6 of rds\_bd\_ctrl register for example to select 57 kHz PLL and 1187.5 Hz PLL time constant. This is useful in order to achieve a fast synchronization after a program resp. frequency change (fast time constant) and to get a maximum of noise immunity after synchronization (slow time constant).

The user may choose between 2 possibilities via bit rds\_bd\_ctrl[1]:

- a) Hardware selected time constant In this case both pll time constants are reset to the fastest one, with a reset from the group and block synchronization module, or if the software decides to resynchronize by setting "ar\_res" rds\_int[5] (refer to page 18). Then both PLLs increase automatically to the slowest time constant. This is done in four steps within a total time of 215.6 ms (256 RDS clocks).
- b) Software selected time constant In this case the time constant of both PLL can be selected individually by software (rds\_bd\_ctrl[4:2]). Four time constants (5 ms, 15 ms, 35 ms, 76 ms) can be set independently for 1187.5 Hz PLL and two time constants (2 ms, 10 ms) for the 57 kHz PLL.


The sensitivity of the quality bit can be adjusted to four levels with the "qsens1" and "qsens0" rds\_bd\_ctrl[6:5] bits. "qsens1 = 0" and "qsens0 = 0" means minimum sensitivity, "qsens1 = 1" and "qsens0 = 1" maximum sensitivity.

#### 3.5 Group and block synchronization module

The group and block synchronization module has the following features:

- Hardware group and block synchronization
- Hardware error detection
- Hardware error correction, using quality bit information to indicate bad corrections
- Hardware synchronization flywheel
- TA, TAEON information extraction
- Reset by software "ar\_res", which resets also RAM buffer addresses and RDS demodulator

Figure 5. Group and block synchronization diagram



This module is used to acquire group and block synchronization of the received RDS data stream, which is provided in a modified shortened cyclic code. For theory and implementation of modified shortened cyclic code and error correction, please refer to CENELEC Radio Data System (RDS) specification EN50067.

Group and block synchronization module can detect and correct five bit error burst in the data stream. If an error correction is done on a good quality marked RDS bit, the "data\_ok" bit rds\_corrp[1] won't be set (refer to page 22). Before error correction, the five MSBs of the syndrome register are stored in the "cp" bits rds\_corrp[7:3].

If the five LSBs of the syndrome register are zero, the "cp" pattern is used for error correction. After that operation the syndrome must become zero for valid RDS data. The

14/36 Doc ID 12064 Rev 4

type of error can be measured with the five "cp" bits in order to classify the reliability of the correction. Each bit set within "cp" means that one bit was corrected.

The two RDS data bytes rds\_bd\_h[7:0] and rds\_bd\_l[7:0] are available at the l<sup>2</sup>C/SPI interface together with status bits rds\_corrp[7:0] and rds\_qu[7:0] giving reliability information of the data (refer to *Figure 5*). rds\_int[7:0] bits are used for interrupt and group and block synchronization control. A software reset "ar\_res" rds\_int[5] can be used to force resynchronization.

An endless 2 bit block counter (A, B, C or C', D, A, B...) increments one step if a new RDS block was received. During synchronization the block counter is set to the first identified valid RDS block. Then every next RDS block must be of that type which is indicated by the block counter "blk" rds\_qu[3:2]. If this is not true, then the syndrome becomes not zero (indicated by "synz" bit rds\_qu[0]) and the "data\_ok" bit rds\_corrp[1] is not set. In case of USA BRDS, four consecutive E blocks can be received which are indicated by the "e" bit rds\_qu[1].

The quality bit counter rds\_qu[7:4] counts the bad quality marked RDS bits within a RDS block.


The group and block synchronization module extracts also TA, TAEON information and detects blocks types A, B, D (refer to page 21) which can be used as interrupt sources.

The TA interrupt is performed in two cases: If within block B the group 0A or 0B is indicated and the TA bit is set or if within block B group 15B is indicated and the TA bit is set. The TAEON interrupt is performed, if within block B group 14B is indicated and the TA bit is set.

The interrupts can be recognized on the interrupt flag "int" rds\_int[0] (refer to *Section 3.8.1*). The external open drain pin INTN (15) is the inverted version of the "int" flag.

#### 3.6 Flywheel mechanism





Within group and block synchronization control block a 6 bit (64 states) flywheel counter is implemented to control RDS synchronization. After reset or a forced resynchronization by setting "ar\_res" bit rds\_int[5], this counter increments from zero to one, if a valid RDS block was detected. Valid means the syndrome has to be zero ("synz" = 1 rds\_qu[0]) without any error corrections done on good quality marked RDS bits. Then the RDS module is synchronized. This is indicated by "synch" bit rds\_int[4] which is set if the flywheel counter is greater than zero. Every valid consecutive RDS block (A, B, C or C', D, A, B...) increments the flywheel counter by two.

If the next consecutive RDS block has its syndrome not zero, or corrections are done on good quality marked RDS bits, then the flywheel counter decrements by one. If the flywheel counter becomes zero, then a new RDS block synchronization will be performed. If blocks of type E are detected (indicated by "e" bit rds\_qu[1]), then the flywheel counter will be not modified, because in case of European RDS, block E is an error but not in case of USA BRDS. This means E blocks are treated as neutral in this RDS/BRDS implementation.

The "data\_ok" bit rds\_corrp[1] is set only, if the flywheel counter is greater than two, the syndrome of the detected RDS block is zero and if no error corrections are done on good quality marked RDS bits.

Figure 6 shows an example for the flywheel mechanism.

The first diagram shows the relative signal quality of 26 received RDS bits. 100 % means that the last received 26 RDS bits are all marked as good by the demodulator and 0% that all are marked as bad.

The second diagram gives information about the flywheel counter status. The counter value could be between 0 and 63.

The next two charts showing the bits "synch" rds\_int[4] and "data\_ok" rds\_corrp[1] (refer to Section 3.8.1 and Section 3.8.3).

The last graph indicates every generated buffer not empty (bne) interrupt. After each interrupt the RDS data will be read out from the RAM buffer (within 22 ms), before next RDS block is written into. This is done to reset the interrupt flag "int" rds\_int[0] each time. Further the "syncw" bit rds\_bd\_ctrl[0] is set to one, to store only synchronized RDS blocks (refer to Section 3.8.6).

The following case is considered now: First the receiving condition is good (section 1), then it is going to be worse (section 2) because of entering a tunnel, after leaving it is going to be better again (section 3).

**Section 1:** After power up or resynchronization ("ar\_res", rds\_int[5]), the first recognized RDS block is stored in the RAM buffer and generates an "bne" interrupt. At the same time "synch" bit rds\_int[4] is set to one. With the next stored RDS block the "data\_ok" bit rds\_corrp[1] is set, because the flywheel counter becomes greater than two. With every next RDS block the flywheel counter increments by two, until the upper margin of 63 is reached.


Section 2: Because of entering a tunnel, the demodulator increases bad marked RDS bits until all are marked as bad. The flywheel counter decrements by one after each new RDS block because of error corrections done on good marked RDS bits or because the syndrome of the expected block was not zero after error correction. The "data\_ok" bit rds\_corrp[1] is set to zero whenever the flywheel counter decrements. Note that the synchronization flag "synch" rds\_int[4] is set and the interrupt is performed after every expected RDS block, until the flywheel counter is zero. Then the RDS is desynchronized. Now spurious interrupts could occur because of random RDS blocks detected during resynchronization process. If the time of receiving bad signal is shorter than the decreasing time of the flywheel counter, then the RDS will keep its synchronization and stores RDS data every 22 ms.

**Section 3:** After leaving the tunnel, the signal is getting better and the RDS will be synchronized again as described in section 1.

#### 3.7 RAM Buffer


The RAM buffer can store up to 24 RDS blocks (rds\_bd\_h[7:0] and rds\_bd\_l[7:0]) with their related information (rds\_qu[7:0] and rds\_corrp[7:0]) (*Figure 7*):

Figure 7. RAM buffer usage




After power up, or after resynchronization by setting "ar\_res" rds\_int[5] to one, incoming RDS blocks are stored in the RAM buffer when synchronization has been established (*Figure 8*). But if the bit "syncw" rds\_bd\_ctrl[0] (refer to *Section 3.8.6*) is cleared, every received RDS block is stored, also without synchronization. This means if the RDS is not synchronized, every received consecutive 26 RDS data bits are treated as a RDS block.

Figure 8. RAM buffer update depends on "syncw" bit rds\_bd\_ctrl[0]



The RAM buffer is used as a circular FIFO (*Figure 9*). If more than 24 blocks are written, the oldest data will be overwritten. One level of the buffer consists of 4 bytes (2 information bytes, 2 RDS data bytes). If less than 4 bytes of the RAM buffer are read out from the master via the SPI or I<sup>2</sup>C interface, the buffer address will not be incremented.

Figure 9. RAM buffer states



The different states of the buffer are indicated with the help of following flags:

- "bne", buffer not empty. It is set as soon as one RDS block is written in the buffer, and reset when reading rds\_int register. This flag is a bit of rds\_int register, it is also an interrupt source (refer to Section 3.8.1).
- "bfull", buffer full. It is set when 24 RDS blocks have been written, that is to say that there is about 20 ms to read out the buffer content before an overflow occurs. This flag is an interrupt source.
- "bovf", buffer overflow. It is set if more than 24 RDS blocks are written. This flag is
  a bit of register rds\_corrp (refer to Section 3.8.3) and is cleared only by reading
  the whole buffer (24 blocks).

An address reset of the RAM buffer can be performed by writing a 1 to "ar\_res" bit in rds\_int register, it also forces a resynchronization.

Figure 9 describes the different states of the buffer with corresponding flags values:

- 1. This is the reset state, read (Rp) and write pointer (Wp) pointing at the same location 0. The buffer is empty.
- 2. After the first buffer write operation, Wp points to the last written data (0, it is not incremented) and the flag "bne" (buffer not empty) is set.
- 3. After next buffer write operation, Wp points to the last written data (3, incremented address).
- 4. After buffer read operation, Rp points to incremented address (data to be read on the next read cycle), following the Wp. As soon as Rp reaches the Wp (of value 3), it is not incremented to 4 and flag "bne" is reset. Rp never goes ahead the Wp.
- 5. If the buffer is full (i.e. 24 blocks have been written before any read), flag "bfull" is set. If no read operation is performed, on next write operation "bovf" (buffer overflow) is set, and each subsequent write operation will overwrite the oldest data of the RAM buffer. Rp is moved in front of the Wp.
- 6. If the whole content of the buffer has already been read, subsequent read operation will always read the last written location Rp never goes ahead the Wp.

#### 3.8 Programming through serial bus interface

The serial bus interface is used to access the different registers of the chip. It is able to handle both I<sup>2</sup>C and

SPI transfer protocols, the selection between the two modes is done thanks to the pin CSN:

- if the pin CSN is high, the interface operates as an I<sup>2</sup>C bus.
- if the pin CSN is asserted low, the interface operates as a SPI bus.

In both modes, the device is a slave, i.e the clock pin SCL\_CLK is only an input for the chip. Depending on the transfer mode, external pins have alternate functions as following:

Table 6. External pins alternate functions

Pin	Function in SPI mode (CSN=0)	Function in I <sup>2</sup> C mode (CSN=1)
SCL_CLK	CLK (serial clock)	SCL (serial clock)
SDA_DATAIN	DATAIN (data input)	SDA (data line)
SA_DATAOUT	DATAOUT (data output)	SA (slave address)

<sup>13</sup> registers are available with read or read/write access:

Table 7. Registers description

	•				
Register Access rights		Function			
rds_int[7:0] (see 3.8.1)	read/write	interrupt source setting, synch., bne information			
rds_qu[7:0] (see <i>3.8.2</i> ) read		quality counter, actual block name			
rds_corrp[7:0] (see 3.8.3) read		error correction status, buffer ovf information			
rds_bd_h[7:0] (see <i>3.8.4</i> ) read		high byte of current RDS block			
rds_bd_l[7:0] (see <i>3.8.5</i> ) read		low byte of current RDS block			


Table 7. Registers description (continued)

Register	Access rights	Function				
rds_bd_ctrl[7:0] (see 3.8.6) read/write f		frequency, quality sensitivity, demodulator pll settings				
sinc4reg[7:0] (see 3.8.7) read/write		sinc4 filter settings (for internal use only)				
testreg[7:0] (see 3.8.8) read/write		test modes (for internal use only)				
pllreg4[7:0] (see 3.8.9) read/write		PLL control register 4				
pllreg3[7:0] (see 3.8.10) read/write		PLL control register 3				
pllreg2[7:0] (see 3.8.11) read/write		PLL control register 2				
pllreg1[7:0] (see 3.8.12) read/write		PLL control register 1				
pllreg0[7:0] (see 3.8.13) read/write		PLL control register 0				

The meaning of each bit is described below:


#### 3.8.1 rds\_int register

Figure 10. rds\_int registe




#### 3.8.2 rds\_qu register

Figure 11. rds\_qu register




#### 3.8.3 rds\_corrp register

Figure 12. rds\_corrp register




#### 3.8.4 rds\_bd\_h register

Figure 13. rds\_bd\_h registe




#### 3.8.5 rds\_bd\_l register

Figure 14. rds\_bd\_l register



#### 3.8.6 rds\_bd\_ctrl register

Figure 15. rds\_bd\_ctrl register



#### 3.8.7 sinc4reg register

Figure 16. sinc4reg register

sinc4reg	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
reset value	0	0	0	0	0	0	0	0
bit name	-	-	-	-	-	-	-	-
access	r/w							

sinc4reg register is for internal use only. For application this register must be always Plled with zeros.

#### 3.8.8 testreg register


Figure 17. testreg register

testreg	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
reset value	0	0	0	0	0	0	0	0
bit name	-	-	-	-	-	-	-	-
access	r/w							

testreg register is for internal use only. For application this register must be always Plled with zeros.

#### 3.8.9 pllreg4 register

Figure 18. pllreg4 register



#### 3.8.10 pllreg3 register

Figure 19. pllreg3 register

