

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










ADVANCED CAR SIGNAL PROCESSOR

- FULLY INTEGRATED SIGNAL PROCESSOR OPTIMIZED FOR CAR RADIO APPLICATIONS
- FULY PROGRAMMABLE BY I²C BUS
- INCLUDES AUDIOPROCESSOR, STEREO-DECODER WITH NOISE BLAMKER AND MULTIPATH DETECTOR
- SOFTMUTE FUNCTION
- PROGRAMMABLE ROLL-OFF COMPENSATION
- NO EXTERNAL COMPONENTS



The TDA7411 is the successor of the TDA7407 in the CSP family introduced by the TDA7460/61. It uses the same innovative concepts and design technologies allowing fully software programmability through I²C bus and overall cost optimization for the system designer.


The device includes a three band audio processor with extended configurable input and output stag-



es and absence of external components for filter settings, a last generation stereo decoder with multi path detector and a sophisticated stereo blend, high cut soutrol and noise cancellation circuitry.

Strength points of the CSP approach are flexibility and everall cost/room saving in the application, combined with high performances.

BLOCK DIAGRAM



October 2003 1/43

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	10.5	V
T _{amb}	Operating Ambient Temperature Range	-40 to 85	°C
T _{stg}	Operating Storage Temperature Range	-55 to 150	°C


SUPPLY

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		7.5	8	10	V
Is	Supply Current	V _S = 9V		45		mA
SVRR	Ripple Rejection @ 1KHz	Audioprocessor (all filters flat)		60		dB
		Stereodecoder + Audioprocessor		55		dB

ESD

All pins are protected against ESD according to the MIL883 standard.

PIN CONNECTION (Top view)



THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th-j pins}	Thermal Resistance Junction to pins Max	85	°C/W

PIN DESCRIPTION

Nr.	Name	Function	Туре
1	AUXL	Quasi Differential Input Left	_
2	AUXC	Quasi Differential Input Common	I
3	AUXR	Quasi Differential Input Right	I
4	CDCHR+	Full Differential Input Right Plus	I
5	CDCHR-	Full Differential Input Right Minus (not used in quasi differential mode)	I
6	CDCHL-	Full Differential Input Left Minus (CDCHCom in Qdiff mode)	I
7	CDCHL+	Full Differential Input Left Plus	I
8	NV+	Mono Differential Input Plus	_
9	NV-	Mono Differential Input Minus	_
10	AM	AM Input	I
11	MPX	FM Stereo Decoder Input	I
12	Level	Level Input Stereo Decoder	I
13	MPin	Multi Path Input	-,
14	MPout	Multi Path Output	0
15	Qual	Stereo Decoder Quality Output	0
16	AFS	Alternative Frequency Search Drive	ı
17	Mute	Soft Mute Drive	I
18	SDA	I ² C Data Line	I/O
19	SCL	I ² C Clock Line	I
20	FreeR	Free Right Speaker Output	0
21	FreeL	Free Left Speaker Output	0
22	OutLR	Rear Left Speaker Output	0
23	OutRR	Rear Right Speaker Output	0
24	OutRF	Front Right Speaker Output	0
25	OutLF	Front Left Speaker Output	0
26	GND	Supply Ground	S
27	VS	Supply Voltage	S
28	ACin3L	Pre-speaker Input Three Left	I
29	ACin3R	Pre-speaker Input Three Right	I
30	ACin2R	Pre-speaker Input Two Right	_
31	ACin2L	Pre-speaker Input Two Left	_
32	ACin1L	Pre-speaker Input Three Left	I
33	ACin1R	Pre-speaker Input Three Right	I
34	ACin0R	Pre-speaker Input Zero Right	-
35	ACin0L	Pre-speaker Input Zero Left	I
36	ACoutL	Pre-speaker Output Left	0
37	ACoutR	Pre-speaker Output Right	0
38	SubR	Sub Channel Selector Output Right	0
39	SubL	Sub Channel Selector Output Left	0
40	Cref	Reference Capacitor Pin	0
41	MDL	Mini Disk Input Left	I
42	MDR	Mini Disk Input Right	Ι
43	CDR	Compact Disk Input Right (Test mode Output)	I
44	CDL	Compact Disk Input Left	I

Pin type legenda: I = Input; O = Output; I/O = Input/Output; S = Supply; nc = not connected.

AUDIO PROCESSOR PART

Input Multiplexer

- full differential stereo input configurable as quasi-differential input
- quasi differential auxiliary stereo input
- mini disk stereo input configurable as mono differential input
- compact disk stereo input
- mono differential navigation input
- AM mono input
- second multiplexer for sub channel output

Volume control

- 1dB attenuator
- Max. gain 15dB
- Max. attenuation 79dB

Bass Control

- 2nd order frequency response
- Center frequency programmable in 4(5) steps
- DC gain programmable
- ±15 x 1dB steps

Mid Control

- 2nd order frequency response
- Center frequency programmable in 4 steps
- Q-factor programmable in 2 steps
- ±15 x 1dB steps

Treble Control

- 2nd order frequency response
- Center frequency programmable in 4 steps
- ±15 x 1dB steps

Speaker Control

- 6 independent speaker controls in 1dB steps
- max. gain 15dB
- max. attenuation 79dB
- implemented soft mute capability
- speaker input multiplexer

Mute Functions

- independent direct fast mute controlled by I²C interface
- independent soft mute for Front L/R, Rear and Free controlled by I²C interface
- digitally controlled soft mute with 4 programmable mute-times
- pin controlled soft mute

soft mute monitor function @ Mute pin

4/43

yosolete Product(s)

ELECTRICAL CHARACTERISTICS

 $(V_S=8V;\,T_{amb}=25^{\circ}C;\,R_L=10K\Omega;\,all\,\,gains=0dB;\,f=1KHz;\,unless\,\,otherwise\,\,specified)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
INPUT SE				71-		
Rin	Input Resistance	all inputs except Phone	70	100	130	ΚΩ
V _{CL}	Clipping Level	THD < 0.3%	1.6	1.7		V _{RMS}
S _{IN}	Input Separation		80	100		dB
G _{IN MIN}	Min. Input Gain		-0.5	0	0.5	dB
G _{IN MAX}	Max. Input Gain		14	15	16	dB
GSTEP	Step Resolution		0.5	1	1.5	dB
V _{DC}	DC Steps	Adjacent Gain Step	-5	0.5	5	mV
20	'	G _{MIN} to G _{MAX}	-10	5	10	mV
FULL AN	L D QUASI DIFFERENTIAL STEREO					1
R _{in}	Input Resistance (see Figure 1)	Differential	70	100	130	ΚΩ
	, , ,	Common Mode	70	100	130	ΚΩ
CMRR	Common Mode Rejection Ratio	V _{CM} = 1V _{RMS} @ 1KHz	45	70	1.0	dB
		V _{CM} = 1V _{RMS} @ 10KHz	45	60	1/4	dB
eN	Output Noise @ Speaker Outputs	20Hz to 20KHz flat; all stages 0dB		9	15	μV
MONO DI	FFERENTIAL INPUT (NV and MD i	n differential mode))	1 .
R _{in}	Input Resistance	Differential	40	56		ΚΩ
CMRR	Common Mode Rejection Ratio	V _{CM} = 1V _{RMS} @ 1KHz	40	70		dB
		V _{CM} = 1V _{RMS} @ 10KHz	40	60		dB
VOLUME	CONTROL	10%		I		ı
G _{MAX}	Max Gain		14	15	16	dB
A _{MAX}	Max Attenuation	105	74	79		dB
ASTEP	Step Resolution	Ob.	0.5	1	1.5	dB
E _A	Attenuation Set Error	G = -20 to +20dB	-1.25	0	+1.25	dB
		G = -60 to +20dB	-4	0	+3	dB
ET	Tracking Error	51			2	dB
V _{DC}	DC Steps	Adjacent Attenuation Steps		0.1	3	mV
	AUI	From 0dB to GMIN		0.5	5	mV
SOFT MU	TE/AFS		•			
A _{MUTE}	Mute Attenuation		80	100		dB
T _D	Delay Time	T1		0.24		ms
	2/6	T2		0.48		ms
		ТЗ		10.1		ms
CU		T4		20.2		ms
V _{TH} low	Low Threshold for Mute/AFS-Pin ¹				1	V
V _{TH high}	High Threshold for SM -Pin			1.8		V
V _{TH high}	High Threshold for AFS -Pin			2.4		V
V _{SMon}	Monitor Voltage for SMon			2.4		V
R _{PD}	Internal Pull-up Resistor			100		ΚΩ
BASS CO	NTROL					
CRANGE	Control Range		±13	±15	±17	dB
A _{STEP}	Step Resolution		0.5	1	1.5	dB
	l	l			L	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_S = 8V; T_{amb} = 25$ °C; $R_L = 10$ K Ω ; all gains = 0dB; f = 1KHz; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
f _C	Center Frequency	f _{C1}	54	60	66	Hz
		f _{C2}	63	70	77	Hz
		f _{C3}	72	80	88	Hz
		f _{C4}	90	100	110	Hz
				$(150)^{(2)}$		
Q _{BASS}	Quality Factor	Q ₁	0.9	1	1.1	
		Q ₂	1.1	1.25	1.4	
		Q ₃	1.3	1.5	1.7	
		Q ₄	1.8	2	2.2	
DC _{GAIN}	Bass-DC-Gain	DC = off	-1	0	1	dB
		DC = on	3.5	4.4	5.5	dB
MID CON					-	
C _{RANGE}	Control Range		±13	±15	±17	dB
ASTEP	Step Resolution		0.5	1	1.5	dB
f _C	Center Frequency	fC1	450	500	550	Hz
		f _{C2}	0.9	1	/ 1.1	kHz
		f _{C3}	1.35	1.5	1.65	kHz
		f _{C4}	1.8	2	2.2	kHz
Q _{BASS}	Quality Factor	Q ₁	0.9	1	1.1	
		Q ₂	1.8	2	2.2	
TREBLE	CONTROL					
G _{MAX}	Control Range	-103	±13	±15	±17	dB
A _{STEP}	Step Resolution	()9	0.5	1	1.5	dB
f _C	Center Frequency	f _{C1}	8	10	12	KHz
	(f _{C2}	10	12.5	15	KHz
	1/2	f _{C3}	12	15	18	KHz
		f _{C4}	14	17.5	21	KHz
SPEAKER	RATTENUATORS					
R _{in}	Impedance @ACin0,2,3		35	50	65	kΩ
Rin	Impedance @ACin1	R _{in1}	35	50	65	kΩ
	*0,	R _{in2}	28	40	52	kΩ
		R _{in3}	21	30	39	kΩ
G _{MAX}	Max. Gain		13	15	17	dB
A _{MAX}	Max. Attenuation		-74	-79		dB
ASTEP	Step Resolution		0.5	1	1.5	dB
A _{MUTE}	Output Mute Attenuation		80	90		dB
EE	Attenuation Set Error				±2	dB
V _{DC}	DC Steps	Adjacent Attenuation Steps	-5	0.1	5	mV
AUDIO O	UTPUTS					
V _{CLIP}	Clipping Level	d = 0.3%	1.6	1.8		V _{RMS}
R _L	Output Load Resistance		2			kΩ
CL	Output Load Capacitance				10	nF

ELECTRICAL CHARACTERISTICS (continued)

 $(V_S=8V;\, T_{amb}=25^{\circ}C;\, R_L=10 K\Omega;\, all\,\, gains=0 dB;\, f=1 KHz;\, unless\,\, otherwise\,\, specified)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
R _{OUT}	Output Impedance			30	120	Ω
V_{DC}	DC Voltage Level		3.8	4	4.2	V
GENERA	L	·				
e _{NO}	Output Noise	BW = 20Hz - 20kHz				
		output muted		3	10	μV
		all gains = 0dB		6.5	15	μV
				6.5		μV
S/N	Signal to Noise Ratio	all gains = 0dB;flat; $V_O = 2V_{RMS}$	102	110		dB
		bass, treble at +12dB; a-weighted; V _O = 2.6V _{RMS}	96	100		dB
d	Distortion	all stages 0dB Mono Diff Inputs, Vout = 0.75V _{RMS} All other inputs, V _{out} = 1V _{RMS}		0.04	0.1	%
		V _{OUT} =1V _{RMS} ; Bass & Treble = 12dB		0.05	0.15	%
Sc	Channel Separation L/R		80	100	7/4	dB
E _T	Total Tracking Error	$A_V = 0$ to -20dB	-1	0	1	dB
		$A_V = -20 \text{ to } -60 \text{dB}$	-2	0	2	dB
V _{POR}	Internal POR Voltage		- 4	3		V
BUS INPL	JTS		01			•
V _{IL}	Input Low Voltage				8.0	V
V _{IH}	Input High Voltage	1016	2.5			V
I _{IN}	Input Current	V _{IN} = 0.4V	-5		5	μΑ
Vo	Output Voltage SDA Acknowledge	V _O = 1.6mA			0.4	V

¹⁾ The SM and AFS pin are active low (Mute = 0)

Obsolete Product(s) 2) See description of Audio processor Part section 1.8.

DESCRIPTION OF THE AUDIOPROCESSOR PART


Input Multiplexer

- CDCH full differential input configurable as quasi-differential input
- auxiliary quasi-differential input
- CD stereo
- MD stereo configurable as mono-differential phone input
- mono-differential NV input
- AM mono

8/43

- and stereo decoder input.

Figure 1. Input Selectors TDA7411




Input stages

In the basic configuration one full differential, one quasi-differential, two single ended stereo, one monodifferential and two tuner (AM and MPX) inputs are available. In addition the ac coupling input Acin0 can be used as single ended input for the input multiplexer.

The full-differential input can be switched into quasi-differential mode (see Fig. 2) and the MD single ended input can be used as mono-differential input (see Fig.1).

Figure 2. Full differential input



AutoZero

In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain-stage would be transferred or even amplified to the output. To avoid that effect a special Offset-cancellation-stage called AutoZero is implemented. This stage is located after the In-Gain-stage to eliminate all offsets generated by the stereo decoder, the Input-Stages and the In-Gain (Please notice that externally generated offsets, e.g. generated through the leakage current of the coupling capacitors, are not canceled).

The auto-zeroing is started every time the DATA-BYTE 0 is selected and takes a time of max. 0.3ms. To avoid audible clicks the audio processor is muted before the tone control stage during this time.

AutoZero-Remain

In some cases, for example if the μP is executing a refresh cycle of the IIC-Bus-programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7411 could be switched in the **AutoZero-Remain-Mode** (Bit 6 of the sub address byte). If this bit is set to high, the DATABYTE 0 could be loaded without invoking the AutoZero and the old adjustment-value remains.

Sub Channel Multiplexer


All input stages are available as source in the sub channel multiplexer. The selected source is buffered and available at the pins SubR, SubL.

Mute Capability of Audio Processor

The main channel and the sub channel of the TDA7411 can be muted after the Source selectors. This mute (no soft mute!) must be started by I^2C bus.

The digitally controlled SoftMute stages are placed in the speaker and allow muting/demuting of the signal with an I^2 C-bus programmable slope. The mute process can either be activated by the SoftMute pin or by the I^2 C-bus. The slope is realized in a special S-shaped curve to mute slowly in the critical regions (see Figure 3).

Figure 3. Soft mute-Timing



Note: Please notice that a started Mute-action is always terminated and could not be interrupted by a change of the mute -signal.

Using the IIC bus control the soft mute can be activated independently for FrontL, FrontR, Rear and Free. For timing purposes the Bit 3 of the I2C-bus output register is set to 1 as soon as the soft mute of any speaker is started until the end of demuting of all speakers. The Mute pin is able to work as monitor for the same signal. The standard function of the pin is not influenced by the monitor function.


Bass

There are four parameters programmable in the bass stage:

Attenuation

Figure 4 shows the attenuation as a function of frequency at a center frequency of 80Hz.


Figure 4. Bass Control @ f_C = 80Hz, Q = 1



Center Frequency

Figure 5 shows the four possible center frequencies 60, 70, 80 and 100Hz.


Figure 5.



Quality Factors

Figure 6 shows the four possible quality factors 1, 1.25, 1.5 and 2.


Figure 6. Bass Quality factors @ Gain = 14dB, f_C = 80Hz



DC Mode

In this mode the DC-gain is increased by 5.1dB. In addition the programmed center frequency and quality factor is decreased by 25%, which can be used to reach alternative center frequencies or quality factors.

Figure 7. Bass normal and DC Mode @ Gain = 14dB, f_C = 80Hz



Note: In general the center frequency, Q and DC-mode can be set independently. The exception from this rule is the mode (5/xx1111xx) where the center frequency is set to 150Hz instead of 100Hz.


MID

There are 3 parameters programmable in the mid stage:

Attenuation

Figure 8 shows the attenuation as a function of frequency at a center frequency of 1kHz.


Figure 8. Mid Control @ $f_C = 1kHz$, Q = 1



Center Frequency

Figure 9 shows the four possible center frequencies 500Hz, 1kHz, 1.5kHz and 2kHz.


Figure 9.



Quality Factor

Figure 10 shows the two possible quality factors 1 and 2 at a center frequency of 1kHz.

Figure 10. Mid Q-factor @ f_C = 1kHz, Gain=14dB




TREBLE

There are two parameters programmable in the treble stage:

Attenuation

Figure 11 shows the attenuation as a function of frequency at a center frequency of 17.5kHz.


Figure 11. Treble Control @ f_C = 17.5kHz



Center Frequency

Figure 12 shows the four possible center frequencies 10k, 12.5k, 15k and 17.5kHz.

Figure 12. Treble Center Frequencies @ Gain = 14dB



Speaker Coupling

In some applications additional signal manipulations are desired, for example surround-sound or more-band-equalizing. For this purpose an AC-Coupling with four different AC-Coupling inputs is placed before the speaker-attenuators.

The input-impedance of the AC-Inputs is always $50k\Omega$ with exception of AC input ACin1, which has programmable input impedance. For ACin3 exists an internal mixing stage and an internal mono low pass filter, which is available as input only for the speaker FreeL/R.

There are two possibilities for internal DC Coupling:


- main channel after the bass filter
- main channel after the middle filter (same as at ACout pin)

The I²C bus programming tables shows the possible speaker sources.

Low Pass Filter

Figure 13 shows the five possible corner frequencies of the low pass filter:

Figure 13. Low Pass Corner Frequencies



Anti-Radiation-Filter

An Anti-Radiation-Filter is implemented to suppress the radiation at the SC-clock-frequency and its harmonics. This radiation is only present if the stereo decoder is selected and/or SC-Filters are active (<>0dB). If not, the filter can be switched off in order to optimize the noise-performance.

Speaker Attenuator

obsoletie Pr

The speaker-attenuators have exactly the same control range like the Volume-stage. Every stereo speaker stage has an implemented independently I²C controlled and Mute pin controlled SoftMute stage (see section mute capability of AP).

STEREODECODER PART

Features:

- no external components necessary
- PLL with adjustment free, fully integrated VCO
- automatic pilot dependent MONO/STEREO switching
- very high suppression of intermodulation and interference
- programmable Roll-Off compensation
- dedicated RDS-Soft mute
- High cut- and Stereo blend-characteristics programmable in a wide range
- internal Noise blanker with several threshold controls
- alternative frequency search function
- Multipath-detector with programmable internal/external influence
- I²C-bus control of all necessary functions

ELECTRICAL CHARACTERISTICS

 $(V_S = 8V; deemphasis time constant = 50\mu s, V_{MPX} = 500 mV (75 KHz deviation), fm= 1 KHz, Gv = 6 dB, T_{amb} = 27^{\circ}C; unless otherwise specified)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _{in}	MPX Input Level	$G_V = 3.5dB$		0.5	1.25	V _{RMS}
R _{in}	Input Resistance	1 1	70	100	130	ΚΩ
G _{MIN}	Min. Input Gain		1.5	3.5	4.5	dB
GMAX	Max. Input Gain	60	8.5	11	12.5	dB
GSTEP	Step Resolution		1.75	2.5	3.25	dB
SVRR	Supply Voltage Ripple Rejection	Vripple = 100mV; f = 1KHz	35	60		dB
α	Max. channel Separation		30	50		dB
THD	Total Harmonic Distortion	5		0.02	0.3	%
$\frac{S+N}{N}$	Signal plus Noise to Noise Ratio	A-weighted, S = 2V _{RMS}	80	91		dB
MONO/ST	TEREO-SWITCH					
V _{PTHST1}	Pilot Threshold Voltage	for Stereo, PTH = 1	10	15	25	mV
V _{PTHST0}	Pilot Threshold Voltage	for Stereo, PTH = 0	15	25	35	mV
V _{PTHMO1}	Pilot Threshold Voltage	for Mono, PTH = 1	7	12	17	mV
V _{PTHMO0}	Pilot Threshold Voltage	for Mono, PTH = 1	10	19	25	mV
PLL	*					
Δf/f	Capture Range		0.5			%
DEEMPH	ASIS and HIGHCUT					
t _{HC50}	Deemphasis Time Constant	Bit 7, Subadr, 10 = 0, V _{LEVEL} >> V _{HCH}	25	50	75	μs
t _{HC75}	Deemphasis Time Constant	Bit 7, Subadr, 10 = 1, VLEVEL >> VHCH	50	75	100	μs
t _{HC50}	Highcut Time Constant	Bit 7, Subadr, 10 = 0, V _{LEVEL} >> V _{HCL}	100	150	200	μs
t _{HC75}	Highcut Time Constant	Bit 7, Subadr, 10 = 1, V _{LEVEL} >> V _{HCL}	150	225	300	μs

ELECTRICAL CHARACTERISTICS (continued)

 $(V_S = 8V; deemphasis time constant = 50\mu s, V_{MPX} = 500 mV (75 KHz deviation), fm = 1 KHz, Gv = 6 dB,$ T_{amb} = 27°C; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
STEREO	BLEND-and HIGHCUT-CONTROL					•
REF5V	Internal Reference Voltage		4.7	5	5.3	V
T _{CREF5V}	Temperature Coefficient			3300		ppm
L _{Gmin}	Min. LEVEL Gain		-1	0	1	dB
L _{Gmax}	Max. LEVEL Gain		8	10	12	dB
L _{Gstep}	LEVEL Gain Step Resolution		0.3	0.67	1	dB
VSBL _{min}	Min. Voltage for Mono		25	29	33	%REF5V
VSBL _{max}	Min. Voltage for Mono		54	58	62	%REF5V
VSBL _{step}	Step Resolution		2.2	4.2	6.2	%REF5V
VHCH _{min}	Min. Voltage for NO Highcut		38	42	46	%REF5V
VHCH _{max}	Min. Voltage for NO Highcut		62	66	70	%REF5V
VHCH _{step}	Step Resolution		5	8.4	12	%REF5V
VHCL _{min}	Min. Voltage for FULL Highcut		12	17	22	%VHCH
VHCL _{max}	Max. Voltage for FULL Highcut		28	33	38	%VHCH
VHCL _{step}	Step Resolution		2.2	4.2	6.2	%VHCH
Carrier ar	nd harmonic suppression at the ou	ıtput	01			•
α19	Pilot Signal f = 19KHz	÷. C	40	50		dB
α38	Subcarrier f = 38KHz	10/6	,		75	dB
α57	Subcarrier f = 57KHz				62	dB
α76	Subcarrier f = 76KHz	1250			90	dB
Intermod	ulation (Note 1)	00				
α2	$f_{\text{mod}} = 10\text{KHz}, f_{\text{spur}} = 1\text{KHz}$				65	dB
α3	$f_{mod} = 13KHz, f_{spur} = 1KHz$				75	dB
Traffic Ra	tio (Note 2)	51				
α57	Signal f = 57KHz				70	dB
	osidiary Communications Authoor	rization (Note 3)		1		1
α67	Signal f = 67KHz				75	dB
•	acent Channel Interference (Note 4	1)		1		
α114	Signal f = 114KHz				95	dB
α190	Signal f = 190KHz				84	dB

Notes to the characteristics:

1. Intermodulation Suppression:

$$\alpha 2 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at1kHz)}}; f_s = (2 \times 10kHz) - 19kHz$$

$$\alpha 3 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at1kHz)}}; f_s = (3 \times 13kHz) - 38kHz$$

$$\alpha 3 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at1kHz)}}; f_s = (3 \times 13kHz) - 38kHz$$

measured with: 91% pilot signal; fm = 10kHz or 13kHz.

2. Traffic Radio (V.F.) Suppression: measured with: 91% stereo signal; 9% pilot signal; fm=1kHz; 5% sub-

47/ 18/43

carrier (f = 57kHz, fm = 23Hz AM, m = 60%)

$$\alpha 57(V.W > F.) = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at1kHz \pm 23kHz)}}$$

3. SCA (Subsidiary Communications Authorization) measured with: 81% mono signal; 9% pilot signal; fm = 1kHz; 10%SCA - subcarrier (fs = 67kHz, unmodulated).

$$\alpha 67 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at9kHz)}}; F_s = (2 \times 38kHz) - 67kHz$$

4. ACI (Adjacent Channel Interference):

$$\alpha 114 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at4kHz)}}; F_s = 110kHz - (3 x 38kHz)$$

$$\alpha 114 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at4kHz)}}; F_s = 186kHz - (5 x 38kHz)$$
 measured with: 90% mono signal; 9% pilot signal; fm =1kHz; 1% spurious signal(fs = 110kHz or 186kHz, type of the total)

, roducils unmodulated).

NOISE BLANKER PART

Features:

- internal 2nd order 140kHz high-pass filter
- programmable trigger threshold
- trigger threshold dependent on high frequency noise with programmable gain
- additional circuits for deviation- and fieldstrength-dependent trigger adjustment
- very low offset current during hold time due to opamps with MOS inputs
- 4 selectable pulse suppression times
- programmable noise rectifier charge/discharge current

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	-7//	Test Condition		Min.	Тур.	Max.	Unit
V_{TR}	Trigger Threshold ^{0) 1)}	meas. with	$V_{PEAK} = 0.9V$	NBT = 111	(c)	30	(c)	mV_{OP}
	,00,			NBT = 110	(c)	35	(c)	mV_{OP}
	010			NBT = 101	(c)	40	(c)	mV_{OP}
				NBT = 100	(c)	45	(c)	mV _{OP}
	ete			NBT = 011	(c)	50	(c)	mV _{OP}
	10			NBT = 010	(c)	55	(c)	mV _{OP}
1000				NBT = 001	(c)	60	(c)	mV _{OP}
10-				NBT = 000	(c)	65	(c)	mV _{OP}
V _{TRNOISE}	Noise Controlled Trigger	meas. with	V _{PEAK} = 1.5V	NCT = 00	(c)	260	(c)	mV _{OP}
	Threshold ²⁾			NCT = 01	(c)	220	(c)	mV _{OP}
				NCT = 10	(c)	180	(c)	mV_{OP}
				NCT = 11	(c)	140	(c)	mV _{OP}
V _{RECT}	Rectifier Voltage	V _{MPX} = 0m\	/	NRD $^{6)} = 00$	0.5	0.9	1.3	V
		$V_{MPX} = 50m$	nV; f = 150KHz		1.5	1.7	2.1	V
		V _{MPX} = 200	mV; f = 150KHz			3.5		V

∠y/


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	ņ	Min.	Тур.	Max.	Unit
V _{RECT DEV}	deviation dependent	means. with	OVD = 11	0.5	0.9(off)	1.3	V _{OP}
	rectifier Voltage 3)	$V_{MPX} = 500 \text{mV}$ (75KHz dev.)	OVD = 10	0.9	1.2	1.5	V _{OP}
		(751412 000.)	OVD = 01	1.7	2.0	2.3	V _{OP}
			OVD = 00	2.5	2.8	3.1	V _{OP}
V _{RECT FS}	Fieldstrength Controlled	means. with	FSC = 11	0.5	0.9(off)	1.3	V
	Rectifier Voltage 4)	$V_{MPX} = 0mV$ $V_{LEVE}L << V_{SBL}$	FSC = 10	0.9	1.4	1.5	V
		(fully mono)	FSC = 01	1.7	1.9	2.3	V
		(, , , , , , , , , , , , , , , , , , ,	FSC = 00	2.1	2.4	3.1	V
TS	Suppression Pulse	Signal HOLDNin Testmode	BLT = 00		38		μs
	Duration ⁵⁾		BLT = 10		32		μs
			BLT = 01		25.5		μs
			BLT = 00		22		μs
$V_{RECTADJ}$	Noise Rectifier discharge	Signal PEAK in Testmode	$NRD = 00^{6}$	(c)	0.3	(c)	V/ms
	adjustment ⁶⁾		NRD = 01 ⁶⁾	(c)	0.8	(c)	V/ms
			NRD = 10 ⁶⁾	(c)	1.3	(c)	V/ms
			NRD = 11 ⁶⁾	(c)	2.0	(c)	V/ms
SR _{PEAK}	Noise Rectifier Charge	Signal PEAK in Testmode	PCH = 0 ⁷⁾	(c)	10	(c)	mV/μs
			PCH = 1 ⁷⁾	(c)	20	(c)	mV/μs
V _{ADJMP}	Noise Rectifier adjustment	Signal PEAK in Testmode	$MPNB = 00^{8}$	(c)	0.3	(c)	V/ms
	through Multipath 8)	through Multipath ⁸⁾	MPNB = 01 8)	(c)	0.5	(c)	V/ms
		100	MPNB = 10 ⁸⁾	(c)	0.7	(c)	V/ms
		O_{O_2}	MPNB = 11 8)	(c)	0.9	(c)	V/ms

⁽c) = by design/characterization functionally guaranteed through dedicated test mode structure

Figure 14. Timing

josoleite P'



- 1) NBT represents the Noiseblanker Byte bits D_2 , D_0 for the noise blanker trigger threshold
- 2) NAT represents the Noiseblanker Byte bit pair D₄, D₃ for the noise controlled triggeradjustment
- 3) OVD represents the Noiseblanker Byte bit pair D7, D6 for the over deviation detector
- 4) FSC represents the Fieldstrength Byte bit pair D_1 , D_0 for the fieldstrength control
- 5) BLT represents the Speaker RR Byte bit pair D₁, D₆ for the blanktime adjustment 6) NRD represents the Configuration-Byte bit pair D₁, D₀ for the noise rectifier discharge-adjustment
- 7) PCH represents the Stereodecoder-Byte bit D₅ for the noise rectifier charge-current adjustment
- 8) MPNB represents the HighCut-Byte bit D₇ and the Fieldstrength-Byte D₇ for the noise rectifier multipath adjustment

47/ 20/43

⁰⁾ All Thresholds are measured using a pulse with TR =2μs, TH_{IGH} = 2μs and T_F = 10μs. The repetition rate must not increase the PEAK

Figure 15. Trigger Threshold vs. V_{PEAK}




Figure 16. Deviation Controlled Trigger Adjustment





Figure 17. Field strength Controlled Trigger Adjustment



MULTIPATH DETECTOR

Features:

- internal 19kHz band-pass filter
- programmable band-pass and rectifier gain
- two pin solution fully independent usable for external programming
- selectable internal influence on Stereoblend

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
f _{CMP}	Center frequency of Multipath- Bandpass	stereo decoder locked on Pilot tone		19		kHz
G _{BPMP}	Band pass Gain	bits D_2 , D_1 configuration byte = 00		6		dB
		bits D_2 , D_1 configuration byte = 01		12	.19	dB
		bits D_2 , D_1 configuration byte = 10		16	$C_{I,I}$	dB
		bits D_2 , D_1 configuration byte = 11		18	5	dB
GRECTMP	Rectifier Gain	bits D_7 , D_6 configuration byte = 00	01	7.6		dB
		bits D_7 , D_6 configuration byte = 01		4.6		dB
		bits D_7 , D_6 configuration byte = 10		0		dB
		bits D_7 , D_6 configuration byte = 11		off		
ІСНМР	Rectifier Charge Current	bit D_5 , configuration byte = 0 bit D_5 , configuration byte = 1		0.2 0.4		μΑ
I _{DISMP}	Rectifier Discharge Current	5	0.5	1	1.5	mA


QUALITY DETECTOR

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
OSO	Multipath Influence Factor	Addr12 / Bit 5+6	00 01 10 11		0.2 0.3 0.4 0.5		dB dB dB dB
A	Noise Influence Factor	Addr16 / Bit 1+2	00 01 10 11		15 12 9 6		dB dB dB dB

FUNCTIONAL DESCRIPTION OF STERO DECODER

Figure 18. Block diagram of the stereo decoder



The stereo decoder-part of the TDA7411 (see Fig. 18) contains all functions necessary to demodulate the MPX-signal like pilot tone-dependent MONO/STEREO-switching as well as "stereoblend" and "highcut". Adaptations like programmable input gain, roll-off compensation, selectable deemphasis time constant and a programmable field strength input allow using different IF-devices.

InGain + Infilter

The InGain stage allows adjusting the MPX-signal to a magnitude of about 1Vrms internally, which is the recommended value. The 4.th order input filter has a corner frequency of 80kHz and is used to attenuate spikes and noise and acts as an anti-aliasing filter for the following switch capacitor filters.

Demodulator

In the demodulator block the left and the right channel are separated from the MPX-signal. In this stage also the 19-kHz pilot tone is canceled. For reaching a high channel separation the TDA7411 offers an I2C-bus programmable roll-off adjustment, which is able to compensate the low pass behavior of the tuner section. If the tuner's attenuation at 38kHz is in a range from 13.8% to 24.6% the A673 needs no external network in front of the MPX-pin. Within this range an adjustment to obtain at least 40dB channel separation is possible. The bits for this adjustment are located together with the field strength adjustment in one byte. This gives the possibility to perform an optimization step during the production of the car radio where the channel separation and the field strength control are trimmed. The setup of the stereoblend characteristics, which is programmable in a wide range.

Deemphasis and Highcut

The deemphasis low pass allows to choose between a time constant of $50\mu s$ and $75\mu s$ (bit D7, stereo decoder byte). The highcut control range will be in both cases $\tau_{HC} = 2x \tau_{Deemp}$. Inside the highcut control range (between VHCH and VHCL) the LEVEL signal is converted into a 5-bit word, which controls the low pass time constant between τ_{Deemp} ...3x τ_{Deemp} . Thereby the resolution will remain always 5 bits independent

dently of the absolute voltage range between the VHCH- and VHCL-values. The highcut function can be switched off by I2C-bus (bit D7, Field strength byte set to "0"). The setup of the highcut characteristics is described in 2.9.

PLL and Pilot tone-Detector

The PLL has the task to lock on the 19kHz pilot tone during a stereo-transmission to allow a correct demodulation. The included pilot tone-detector enables the demodulation if the pilot tone reaches the selected pilot tone threshold V_{PTHST}. Two different thresholds are available. By reading the status byte of the A673 via I²C-bus the detector output (signal STEREO, see block diagram) can be checked.

Field Strength Control

The field strength input is used to control the highcut- and the stereoblend-function. In addition the signal can be also used to control the noise blanker thresholds and as input for the multipath detector.

LEVEL-Input and -Gain

To suppress undesired high frequency modulation on the highcut- and stereoblend-function the LEVEL signal is low pass filtered firstly. The filter is a combination of a 1.st-order RC-low pass at 53kHz (working as anti-aliasing filter) and a 1.st-order switched capacitor low pass at 2.2kHz. The second stage is a programmable gain stage to adapt the LEVEL signal internally to different IF-devices (see test mode section 5: LEVELINTERN). The gain is widely programmable in 16 steps from 0dB to 10dB (step=0.67dB). These 4 bits are located together with the Roll-Off bits in the "Stereo decoder-Adjustment"-byte to simplify a possible adaptation during the production of the car radio.


Stereoblend Control

The stereoblend control block converts the internal LEVEL-voltage (LEVELINTERN) into a demodulator compatible analog signal, which is used to control the channel separation between 0dB and the maximum separation. Internally this control range has a fixed upper limit, which is the internal reference voltage REF5V. The lower limit can be programmed between 29.2 and 58% of REF5V in 4.167% steps (see figs.19, 20).

To adjust the external LEVEL-voltage to the internal range two values must be defined: the LEVEL gain L_G and VSBL (see fig. 20). To adjust the voltage where the full channel separation is reached (VST) the LEVEL gain L_G has to be defined. The following equation can be used to estimate the gain:

$$L_{G} = \frac{REF5V}{Field strenght voltage [STEREO]}$$

Figure 19. Internal stereo blend characteristics



The gain can be programmed through 4 bits in the "Stereo Decoder Adjustment"-byte. The MONO-voltage VMO (0dB channel separation) can be chosen selecting VSBL.

All necessary internal reference voltages like REF5V are derived from a bandgap circuit. Therefore they have a temperature coefficient near zero. This is useful if the fieldstrength signal is also temperature compensated. But most of the IF-devices are applying a LEVEL-voltage with a TC of 3300ppm. The A673 offers this TC for the reference voltages, too. The TC is selectable with bit D_7 of the "stereo decoder adjustment"-byte.

INTERNAL INTERNAL SETUP OF VST SETUP OF VMO VOLTAGES **VOLTAGES** LEVEL INTERN LEVEL INTERN REF 5V REF 5V LEVEL VSBI VST VST VMO FIELDSTRENGHT VOLTAGE FIELDSTRENGHT VOLTAGE modAU639

Figure 20. Relation Between Internal and External LEVEL Voltages and Setup of Stereoblend

Highcut Control

The highcut control set-up is similar to the stereoblend control set-up: the starting point VHCH can be set with 2 bits to be 42, 50, 58 or 66% of REF5V whereas the range can be set to be 17, 22, 28 or 33% of VHCH (see fig. 21).




Figure 21. High cut characteristics

Functional Description of the Noise Blanker

In the automotive environment spikes produced by the ignition and for example the wiper-motor disturb the MPX-signal. The aim of the noise blanker part is to cancel the audible influence of the spikes. Therefore the output of the stereo decoder is held at the actual voltage for a time between 22 and $38\mu s$ (programmable). The block diagram of the noise blanker is given in fig.22