



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Car radio signal processor

Not For New Design

Features

- High performance signal processor for car radio systems
- Device includes audio processor, stereo decoder, noise blanker and multipath detector
- No external components required
- Fully programmable via I²C bus
- Low distortion
- Low noise



Description

The TDA7461 is a high performance signal processor specifically designed for car radio applications.

The device includes a complete audioprocessor and a stereo decoder with noise blanker, stereo blend and all signal processing functions necessary for state-of-the-art as well as future car radio systems.

Switched-capacitors design technique allows to obtain all these features without external components or adjustments. This means that higher quality and reliability walks alongside an overall cost saving. The CSP is fully programmable by I²C bus interface allowing to customize key device parameters and especially filter characteristics.

The BiCMOS process combined with the optimized signal processing assure low noise and low distortion performances.

Table 1. Device summary

Order code	Package	Packing
TDA7461ND	SO-28	Tube
TDA7461NDTR	SO-28	Tape and reel
E-TDA7461ND ⁽¹⁾	SO-28	Tube
E-TDA7461NDTR ⁽¹⁾	SO-28	Tape and reel

1. Device in ECOPACK® package, see [Chapter 7: Package information on page 46](#).

Contents

1	Block diagram and pin description	6
1.1	Block diagram	6
1.2	Pin description	6
2	Electrical specification	8
2.1	Absolute maximum ratings	8
2.2	Supply	8
2.3	ESD	8
2.4	Thermal data	8
2.5	Audio processor part feature	9
2.5.1	Input multiplexer	9
2.5.2	Volume control	9
2.5.3	Bass control	9
2.5.4	Treble control	9
2.5.5	Speaker control	9
2.5.6	Mute function	9
2.6	Audio processor electrical characteristics	10
3	Description of the audio processor part	13
3.1	Programmable input matrix	13
3.1.1	How to find the right input configuration	14
3.1.2	Input stages	14
3.1.3	AutoZero	15
3.2	Mux output	15
3.3	Mixing stage	16
3.3.1	Loudness	16
3.3.2	Softmute	17
3.3.3	Soft step volume	17
3.3.4	Bass	18
3.3.5	DC mode	18
3.3.6	Treble	18
3.3.7	Speaker attenuator	18

4	Stereo decoder part	20
4.1	Stereo decoder feature	20
4.2	Stereo decoder electrical characteristics	20
4.3	Noise blanker part	23
4.4	Multipath detector	25
4.5	Description of stereo decoder	26
4.5.1	Stereo decoder mute	26
4.5.2	Input stages	26
4.5.3	Demodulator	27
4.5.4	De-emphasis and high cut	27
4.5.5	PLL and pilot tone detector	27
4.5.6	Fieldstrength control	28
4.5.7	Level input and gain	28
4.5.8	Stereo blend control	28
4.5.9	High cut control	29
4.6	Functional description of the noise blanker	29
4.6.1	Trigger path	30
4.6.2	Automatic noise controlled threshold adjustment (ATC)	30
4.6.3	Automatic threshold control	30
4.6.4	Over deviation detector	31
4.7	Functional description of the multipath detector	31
4.8	Test mode	31
5	I²C bus interface description	33
5.1	Interface protocol	33
5.2	Auto increment	33
6	Data byte specification	35
7	Package information	46
8	Revision history	47

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	7
Table 3.	Absolute maximum ratings	8
Table 4.	Supply	8
Table 5.	Thermal data	8
Table 6.	Audio processor electrical characteristics	10
Table 7.	Input and source programming	14
Table 8.	Stereo decoder electrical characteristics	20
Table 9.	Noise blanker electrical characteristics	23
Table 10.	Multipath detector electrical characteristics	25
Table 11.	Transmitted data (send mode)	33
Table 12.	Subaddress (receive mode)	34
Table 13.	Input selector	35
Table 14.	Loudness	36
Table 15.	Mute, Beep and Mixing	37
Table 16.	Volume	38
Table 17.	Bass and treble attenuation	39
Table 18.	Bass and treble filter characteristics	40
Table 19.	Speaker attenuation (LF, LR, RF, RR)	41
Table 20.	Stereo decoder	42
Table 21.	Noise blanker	42
Table 22.	Field strength control	43
Table 23.	Configuration	43
Table 24.	Stereo decoder adjustment	44
Table 25.	Testing	45
Table 26.	Document revision history	47


List of figures

Figure 1.	Block diagram	6
Figure 2.	Pin connection (top view)	6
Figure 3.	Input configuration tree	13
Figure 4.	Input stages	15
Figure 5.	Loudness attenuation @ fc = 400 Hz (second order)	16
Figure 6.	Loudness center frequency @ Atten. = 15 dB (second order)	16
Figure 7.	Loudness attenuation = 15 dB @ fc = 400 Hz	17
Figure 8.	Softmute timing	17
Figure 9.	Soft step timing	18
Figure 10.	Bass control @ fc = 80 Hz, Q = 1	19
Figure 11.	Bass center @ Gain = 14 dB, Q = 1	19
Figure 12.	Bass quality factors @ Gain = 14 dB, fc = 80 Hz	19
Figure 13.	Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz	19
Figure 14.	Treble control @ fc = 17.5 kHz)	19
Figure 15.	Treble center frequencies @ Gain = 14 dB	19
Figure 16.	Noise blanker diagram	24
Figure 17.	Trigger threshold vs. VPEAK	24
Figure 18.	Deviation controlled trigger adjustment	24
Figure 19.	Fieldstrength controlled trigger adjustment	25
Figure 20.	Block diagram of the stereo decoder	26
Figure 21.	Signals during stereo decoder's soft mute	27
Figure 22.	Internal stereo blend characteristics	28
Figure 23.	Relation between internal and external LEVEL voltage and setup of Stereo blend	29
Figure 24.	High cut characteristics	29
Figure 25.	Block diagram of the noiseblanker	30
Figure 26.	Block diagram of the multipath detector	31
Figure 27.	Application example 1	32
Figure 28.	Application example 2	32
Figure 29.	Interface protocol diagram	33
Figure 30.	SO-28 mechanical data and package dimensions	46

1 Block diagram and pin description

1.1 Block diagram

Figure 1. Block diagram



1.2 Pin description

Figure 2. Pin connection (top view)




Table 2. Pin description

N.	Name	Function	Type
1	ACINL	Speaker stage input left	I
2	ACINR	Speaker stage input right	I
3	CASSR	Cassette input right	I
4	CASSL	Cassette input left	I
5	CDR	CD right channel input	I
6	CDGND	Ground reference CD	I
7	CDL	CD left channel input	I
8	PHGND	Phone ground	I
9	PHONE	Phone input	I
10	AM	AM input	I
11	MPX	FM input (MPX)	I
12	LEVEL	Level input stereo decoder	I
13	MPIN	Multipath detector input	I
14	MPOUT	Multipath detector output	O
15	MUXL	Multiplexer output left channel (stereo decoder output left selectable (1))	O
16	MUXR	Multiplexer output right channel (stereo decoder output right selectable (1))	O
17	SMUTE	Soft mute drive	I
18	SCL	I ² C clock line	I/O
19	SDA	I ² C data line	I/O
20	GND	Supply ground	S
21	VS	Supply voltage	S
22	OUTRR	Right rear speaker output	O
23	OUTLR	Left rear speaker output	O
24	OUTRF	Right front speaker output	O
25	OUTLF	Left front speaker output	O
26	CREF	Reference capacitor pin	S
27	ACOUTR	Pre-speaker AC output right channel	O
28	ACOUTL	Pre-speaker AC output left channel	O

1. See data byte specification - speaker attenuator

Pin type:

I = Input

O = Output

I/O = Input/Output

S = Supply

2 Electrical specification

2.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_S	Operating supply voltage	10.5	V
T_{amb}	Operating ambient temperature range	-40 to 85	°C
T_{stg}	Storage temperature range	-55 to 150	°C

2.2 Supply

Table 4. Supply

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V_S	Supply voltage		7.5	9	10	V
I_S	Supply current	$V_S = 9V$	25	30	35	mA
SVRR	Ripple rejection @ 1 kHz	Audioprocessor (all filters flat)		60		dB
		Stereo decoder - Audioprocessor		45		dB

2.3 ESD

All pins are protected against ESD according to the MIL883 standard.

2.4 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value	Unit
$R_{th\ j-pins}$	Thermal resistance junction to pins	max	85 °C/W

2.5 Audio processor part feature

2.5.1 Input multiplexer

- Fully differential or quasi-differential CD and cassette stereo input
- AM mono or stereo input
- Phone differential or single ended input
- Internal beep with 2 frequencies (selectable)
- Mixable phone and beep signals
- Loudness
- Second order frequency response
- Programmable center frequency and quality factor
- 15 x 1 dB steps
- Selectable flat-mode (constant attenuation)

2.5.2 Volume control

- 1 dB attenuator
- Max. gain 20 dB
- Max. attenuation 79 dB
- Soft-step gain control

2.5.3 Bass control

- 2nd order frequency response
- Center frequency programmable in 4 (5) steps
- DC gain programmable
- 7 x 2 dB steps

2.5.4 Treble control

- 2nd order frequency response
- Center frequency programmable in 4 steps
- 7 x 2 dB steps

2.5.5 Speaker control

4 independent speaker controls (1 dB steps control range 50 dB)

2.5.6 Mute function

- Direct mute
- Digitally controlled softmute with 4 programmable time constants

2.6 Audio processor electrical characteristics

Table 6. Audio processor electrical characteristics

($V_S = 9 \text{ V}$; $T_{\text{amb}} = 25^\circ\text{C}$; $R_L = 10 \text{ k}\Omega$; all gains = 0 dB; $f = 1 \text{ kHz}$; unless otherwise specified).

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Input selector						
R_{in}	Input resistance	all inputs except phone	70	100	130	$\text{k}\Omega$
V_{CL}	Clipping level		2.2	2.6		VRMS
S_{IN}	Input separation		80	100		dB
$G_{\text{IN MIN}}$	Min. input gain		-1	0	1	dB
$G_{\text{IN MAX}}$	Max. input gain		13	14	15	dB
G_{STEP}	Step resolution		1	2	3	dB
V_{DC}	DC Steps	Adjacent gain step	-5	0	+5	mV
		G_{MIN} to G_{MAX}	-5	+5	+5	mV
Differential CD stereo input						
R_{in}	Input resistance	Differential	70	100	130	$\text{k}\Omega$
		Common mode	20	30	40	$\text{k}\Omega$
CMRR	Common mode rejection ratio	$V_{\text{CM}} = 1 \text{ VRMS} @ 1 \text{ kHz}$	45	70		dB
		$V_{\text{CM}} = 1 \text{ VRMS} @ 10 \text{ kHz}$	45	60		dB
e_{N}	Output noise @ speaker output	20 Hz to 20 kHz flat; all stages 0dB		9	15	μV
Differential phone input						
R_{in}	Input resistance	Differential	10	15	20	$\text{k}\Omega$
		Common mode	20	30	40	$\text{k}\Omega$
CMRR	Common mode rejection ratio	$V_{\text{CM}} = 1 \text{ VRMS} @ 1 \text{ kHz}$	45	70		dB
		$V_{\text{CM}} = 1 \text{ VRMS} @ 10 \text{ kHz}$	45	60		dB
Beep control						
V_{RMS}	Beep level		250	350	500	mV
f_{BMIN}	Lower beep frequency		570	600	630	Hz
f_{BMAX}	Higher beep frequency		1.15	1.2	1.25	kHz
Mixing control						
M_{LEVEL}	Mixing level	Source	-1	0	1	dB
		Source	-5	-6	-7	dB
		Source	-10	-12	-14	dB
		Beep/Phone	-1	0	1	dB
Volume control						
G_{MAX}	Max gain		19	20	21	dB
A_{MAX}	Max attenuation		-83	-79	-75	dB

Table 6. Audio processor electrical characteristics (continued)(V_S = 9 V; T_{amb} = 25 °C; R_L = 10 kΩ; all gains = 0 dB; f = 1 kHz; unless otherwise specified).

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
A _{STEP}	Step resolution		0.5	1	1.5	dB
E _A	Attenuation set error	G = -20 to 20 dB	-1.25	0	1.25	dB
		G = -60 to 20 dB	-4	0	3	dB
E _T	Tracking error				2	dB
V _{DC}	DC steps	Adjacent attenuation steps	-3	0.1	3	mV
		From 0 dB to GMIN	-7	0.5	+7	mV
LOUDNESS control						
A _{STEP}	Step resolution		0.5	1	1.5	dB
A _{MAX}	Max. attenuation		-16	-15	-14	dB
f _{CMIN}	Lower center frequency		180	200	220	Hz
f _{CMAX}	Higher center frequency		360	400	440	Hz
Soft mute						
A _{MUTE}	Mute attenuation		60	100		dB
T _D	Delay time	T1		0.48	1	ms
		T2		0.96	2	ms
		T3	20	40.4	60	ms
		T4	200	324	600	ms
V _{THlow}	Low threshold for SM pin ⁽¹⁾				1	V
V _{THhigh}	High threshold for SM pin		2.5			V
R _{PU}	Internal pull-up resistor		70	100	130	kΩ
V _{PU}	Pull-up voltage			4.7		V
Soft step						
T _{SW}	Switch time		5	10	15	ms
Bass control						
C _{CHANGE}	Control range		±13	±14	±15	dB
A _{STEP}	Step resolution		1	2	3	dB
f _C	Center frequency	f _{C1}	54	60	66	Hz
		f _{C2}	63	70	77	Hz
		f _{C3}	72	80	88	Hz
		f _{C4}	90	100 ⁽²⁾	110	Hz
Q _{BASS}	Quality factor	Q ₁	0.9	1	1.1	
		Q ₂	1.1	1.25	1.4	
		Q ₃	1.3	1.5	1.7	
		Q ₄	1.8	2	2.2	

Table 6. Audio processor electrical characteristics (continued)(V_S = 9 V; T_{amb} = 25 °C; R_L = 10 kΩ; all gains = 0 dB; f = 1 kHz; unless otherwise specified).

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
DCGAIN	Bass-DC-gain	DC = off	-1	0	+1	dB
		DC = on	4	4.4	6	dB
Treble control						
C _{RANGE}	Control range		±13	±14	±15	dB
A _{STEP}	Step resolution		1	2	3	dB
f _c	Center frequency	f _{c1}	8	10	12	KHz
		f _{c2}	10	12.5	15	KHz
		f _{c3}	12	15	18	KHz
		f _{c4}	14	17.5	21	KHz
Speaker attenuator						
C _{RANGE}	Control range		53	-50	-47	dB
A _{STEP}	Step resolution		0.5	1	2	dB
A _{MUTE}	Output mute attenuation		80	90		dB
E _E	Attenuation set error		-2		2	dB
V _{DC}	DC steps			0.1	5	mV
Audio outputs						
V _{CLIP}	Clipping level		2.2	2.6		V _{RMS}
R _L	Output load resistance		2			kΩ
C _L	Output load capacitance				10	nF
R _{OUT}	Output Impedance			30	100	W
V _{DC}	DC voltage level		3.6	3.8	4.0	V
General						
e _{NO}	Output noise	BW = 20 Hz to 20 kHz output muted		3	15	µV
		all gain = 0 dB BW = 20 Hz to 20 kHz		6.5	15	µV
S/N	Signal to noise ratio	all gain = 0 dB flat; V _O = 2 V _{RMS}		106		dB
		bass treble at 12 dB; V _O = 2.6V _{RMS}		100		dB
d	Distortion	V _{IN} = 1 V _{RMS} ; all stages 0 dB		0.002	0.1	%
		V _{IN} = 1 V _{RMS} ; bass & treble = 12 dB		0.05	0.1	%
S _C	Channel separation left/right		80	100		dB
E _T	Total tracking error	A _V = 0 to -20 dB	-1	0	1	dB
		A _V = -20 to -60 dB	-2	0	2	dB

1. The SM pin is active low (Mute = 0)

2. See description of audioprocessor part - bass & treble filter characteristics programming

3 Description of the audio processor part

3.1 Programmable input matrix

The programmable input matrix of the TDA7461 offers several possibilities to adapt the audioprocessor to the desired application. In to the standard application we have:

- CD quasi differential
- Cassette stereo
- Phone differential
- AM mono
- Stereo decoder input.


The input matrix can be configured by only 2 bits: bits 3 and 4 of subaddress 0. Basically the bit of subaddress 13 is fixed by the application and has to be programmed only once at the startup of the IC.

For many configurations the two bits are also fixed during one application (e.g. the standard application) and a change of the input source can be done by loading the first three bits of subaddress 0.

In other configurations for some sources a programming of bit 3 and 4 of subaddress 0 is necessary in addition to the three source selection bits. In every case only the subaddress 0 has to be changed to switch from one source to another.

The following picture shows the input and source programming flow:

Figure 3. Input configuration tree



1. In AMSTD configuration the AM mono signal is lead through the FM stereo decoder part to use its additional filters.

Table 7. Input and source programming

Appl. N#	Pin number				Programming (1)	
	6	8	9	10		
1	CD _{GND}	Phone _{GND}	Phone	AM _{MONO}	Startup	0/xxx11xxx
2	CD _{GND}	Phone _{GND}	AMRIGHT	AM _{LEFT}	Startup	0/xxxx1xxx
					FM	0/xxx11100
					AM	0/xxx01011
					Phone	0/xxx11010
					Startup	0/xxxx1xxx
3	CD _{GND}	Phone _{GND}	Phone	AMSTD	FM	0/xxx11100
					AM	0/xxx01100
					Phone	0/xxx11010
					Startup	0/xxxx0xxx
4	CDR _{GND}	CDL _{GND}	Phone	AM _{MONO}	Startup	0/xxxx0xxx
					FM	0/xxx10100
					AM	0/xxx00011
					Phone	0/xxx10010
5	CDR _{GND}	CDL _{GND}	AMRIGHT	AM _{LEFT}	Startup	0/xxxx0xxx
					FM	0/xxx10100
					AM	0/xxx00100
					Phone	0/xxx10010
6	CDR _{GND}	CDL _{GND}	Phone	AM _{STD}	Startup	0/xxxx0xxx
					FM	0/xxx10100
					AM	0/xxx00100
					Phone	0/xxx10010

1. Syntax 0/xxx11100 means: SUBADDRESS = 0 - DATA BYTE = xxx11100 (x - don't care).

3.1.1 How to find the right input configuration

The best way to come to the desired configuration may be to go through the application tree from the top to the bottom while making the specific decisions.

This way will lead to one of the six possible applications. Then take the number of the application and go into the pinning table. Here you will find the special pinout as well as the special programming codes for selecting sources.

For example in Appl. 6 the TDA7461 has to be configured while startup with the data byte 0/xxxx0xxx.


To select the FM, AM or phone source the last five significant bits of subaddress 0 have to be changed, for any other source the last three bits are sufficient (see data byte specification).

3.1.2 Input stages

Most of the input circuits are the same as in previous ST audio processors with exception of the CD inputs (see [Figure 4](#)). In the meantime there are some CD players in the market having a significant high source impedance which affects strongly the common mode rejection of the normal differential input stage. The additional buffer of the CD input avoids this drawback and offers the full common mode rejection even with those CD players.

The TDA7461 can be configured with an additional input; if the AC coupling before the speaker stage is not used (bit 7 in subaddress 5 set to "1") ACINL and ACINR pins can be used as an additional stereo input.

Figure 4. Input stages



3.1.3 AutoZero

In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain stage would be transferred or even amplified to the output. To avoid that effect a special offset cancellation stage called AutoZero is implemented.

To avoid audible clicks the audioprocessor is muted before the loudness stage during this time. In some cases, for example if the μ P is executing a refresh cycle of the I²C bus programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7461 could be switched in the "Auto Zero Remain" mode (Bit 6 of the subaddress byte). If this bit is set to high, the DATABYTE 0 could be loaded without invoking the AutoZero and the old adjustment value remains.

3.2 Mux output

The MUX_L and MUX_R outputs can provide selectively the output of the input multiplexer (Speaker RF register, Byte 8, bit 6=1) or the output of the stereo decoder (Speaker RF register Byte 8 bit 6=0).

If bit D3 byte 10 (Stdec Register) is set to 1, then the stdec signal is automatically muted, when another source is selected at the input multiplexer.

If bit D3 byte 10 (Stdec Register) is set to 0, then the stdec signal will be always available at the Mux out pins, no matter which is the selected source.

The selection of the stereodecoder input, via a special procedure, is recommended.

1. Soft Mute or Mute the signal path
2. Temporary deselect the stereodec
3. Wait 100-200 ms to allow the stdec internal filters to settle
4. Select sterodec input (with automatic autozero)

This procedure guarantees an optimum offsetcancellation, avoiding big DC offsets due to the autozero circuitry, which otherwise could try to compensate the signal sourced at the MPX input instead of the stereodecoder intrinsic offset.

3.3 Mixing stage

This stage offers the possibility to mix the internal beep or the phone signal to any other source.

Due to the fact that the mixing stage is also located behind the In-Gain stage fine adjustments of the main source level can be done in this way.

3.3.1 Loudness

There are four parameters programmable in the loudness stage (see [Figure 5, 6 and 7](#)):

- Attenuation
- Center frequency
- Loudness Q
- Flat Mode: in this mode the loudness stage works as a 0 - 15dB attenuator.

Figure 5. Loudness attenuation @ fc = 400 Hz (second order) **Figure 6. Loudness center frequency @ Atten. = 15 dB (second order)**






Figure 7. Loudness attenuation = 15 dB @ fc = 400 Hz

3.3.2 Softmute


The digitally controlled softmute stage allows muting/demuting the signal with a I²C bus programmable slope. The mute process can either be activated by the softmute pin or by the I²C bus. The slope is realized in a special S shaped curve to mute slow in the critical regions (see [Figure 8](#)). For timing purposes the Bit 3 of the I²C bus output register is set to 1 from the start of muting until the end of demuting.

Figure 8. Softmute timing

1. Please notice that a started Mute action is always terminated and could not be interrupted by a change of the mute signal.

3.3.3 Soft step volume

When volume level is changed often an audible click appears at the output. The root cause of those clicks could be either a DC offset before the volume stage or the sudden change of the envelope of the audio signal. With the Soft step feature both kinds of clicks could be reduced to a minimum and are no more audible (see [Figure 9](#)).

Figure 9. Soft step timing

1. For steps more than 1dB the soft step mode should be deactivated because it could generate a 1dB error during the blend-time.

3.3.4 Bass

There are three parameters programmable in the bass stage (see [Figure 10, 11, 12, 13](#)):

- Attenuation
- Center Frequency (60, 70, 80 and 100 Hz)
- Quality Factors (1, 1.25, 1.5 and 2)

3.3.5 DC mode

In this mode the DC gain is increased by 1.4 dB. In addition the programmed center frequency and quality factor is decreased by 25 % which can be used to reach alternative center frequencies or quality factors.







3.3.6 Treble

There are two parameters programmable in the treble stage (see [Figure 14, 15](#)):

- Attenuation
- Center frequency (10, 12.5, 15 and 17.5 kHz).

3.3.7 Speaker attenuator

Due to practical aspects the steps in the speaker attenuator are not linear over the full range. At attenuations more than 24 dB the steps increase from 1.5 dB to 10 dB (please see data byte specification).

Figure 10. Bass control @ fc = 80 Hz, Q = 1**Figure 12. Bass quality factors @ Gain = 14 dB, fc = 80 Hz****Figure 14. Treble control @ fc = 17.5 kHz****Figure 11. Bass center @ Gain = 14 dB, Q = 1****Figure 13. Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz⁽¹⁾****Figure 15. Treble center frequencies @ Gain = 14 dB**

(1) In general the center frequency, Q and DC-mode can be set independently. The exception from this rule is the mode (5/xx1111xx) where the center frequency is set to 150Hz instead of 100 Hz.

4 Stereo decoder part

4.1 Stereo decoder feature

- No external components necessary
- PLL with adjustment free fully integrated VCO
- Automatic pilot dependent mono/stereo switching
- Very high suppression of intermodulation and interference
- Programmable roll-off compensation
- Dedicated RDS Softmute
- High cut and stereo blend characteristics programmable in a wide range
- Internal Noise blunker with threshold controls
- Multipath detector with programmable internal/external influence
- I²C bus control of all necessary functions

4.2 Stereo decoder electrical characteristics

Table 8. Stereo decoder electrical characteristics

($V_S = 9$ V; de-emphasis time constant = 50 μ s, $V_{MPX} = 500$ mV, 75 kHz deviation, $f = 1$ kHz.
 $G_I = 6$ dB, $T_{amb} = 25$ °C; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V_{IN}	MPX input level	Input gain = 3.5 dB		0.5	1.25	VRMS
R_{in}	Input resistance		70	100	130	K Ω
G_{min}	Minimum input gain		1.5	3.5	4.5	dB
G_{max}	Max input gain		8.5	11	12.5	dB
G_{STEP}	Step resolution		1.75	2.5	3.25	dB
SVRR	Supply voltage ripple rejection	$V_{ripple} = 100$ mV, $f = 1$ kHz		55		dB
a	Max channel separation		30	50		dB
THD	Total harmonic distortion			0.02	0.3	%
$\frac{S+N}{N}$	Signal plus noise to noise ratio	$S = 2 V_{rms}$	80	91		dB
Mono/stereo switch						
V_{PTHST1}	Pilot threshold voltage	for Stereo, PTH = 1	10	15	25	mV
V_{PTHST0}	Pilot threshold voltage	for Stereo, PTH = 0	15	25	35	mV
V_{PTHMO1}	Pilot threshold voltage	for Mono, PTH = 1	7	12	17	mV
V_{PTHMO0}	Pilot threshold voltage	for Stereo, PTH = 0	10	19	25	mV
PLL						
$\Delta f/f$	Capture range		0.5			%

Table 8. Stereo decoder electrical characteristics (continued)

($V_S = 9$ V; de-emphasis time constant = 50 μ s, $V_{MPX} = 500$ mV, 75 kHz deviation, $f = 1$ kHz.
 $G_I = 6$ dB, $T_{amb} = 25$ °C; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
De-emphasis and high cut⁽¹⁾						
τ_{HC50}	De-emphasis time constant	Bit = 7, Subadr. 10 = 0 $V_{LEVEL} >> V_{HCH}$	25	50	75	μ s
τ_{HC75}	De-emphasis time constant	Bit = 7, Subadr. 10 = 1 $V_{LEVEL} >> V_{HCH}$	50	75	100	μ s
τ_{HC50}	High cut time constant	Bit = 7, Subadr. 10 = 0 $V_{LEVEL} >> V_{HCL}$	100	150	200	μ s
τ_{HC75}	High cut time constant	Bit = 7, Subadr. 10 = 1 $V_{LEVEL} >> V_{HCL}$	150	225	300	μ s
Stereo blend and high cut-control						
REF5V	Internal reference voltage		4.7	5	5.3	V
TC _{REF5V}	Temperature coefficient			3300		ppm
L_{Gmin}	Min. level gain		-1	0	+1	dB
L_{Gmax}	Max. level gain		8	10	12	dB
L_{Gstep}	Level gain step resolution		0.3	0.67	1.0	dB
V_{SBLmin}	Min. voltage for mono		29	33	37	%REF5V
V_{SBLmax}	Max. voltage for mono		54	58	62	%REF5V
$V_{SBLstep}$	Step resolution		5.0	8.4	12	%REF5V
$V_{HCH_{min}}$	Min. voltage for no high cut		36	42	46	%REF5V
$V_{HCH_{max}}$	Max. voltage or no high cut		62	66	70	%REF5V
$V_{HCH_{step}}$	Step resolution		5	8.4	12	%REF5V
$V_{HCL_{min}}$	Min. voltage for full high cut		13	17	21	%VHCH
$V_{HCL_{max}}$	Max. voltage for full high cut		29	33	37	%VHCH
Carrier and harmonic suppression at the output						
α_{19}	Pilot signal	$f = 19$ kHz	40	50		dB
α_{38}	Sub carrier	$f = 38$ kHz		75		dB
α_{57}	Sub carrier	$f = 57$ kHz		62		dB
α_{76}	Sub carrier	$f = 76$ kHz		90		dB
Intermodulation⁽²⁾						
α_2	Pilot signal	$f_{mod} = 10$ kHz $f_{spur} = 1$ kHz;		65		dB
α_3		$f_{mod} = 13$ kHz $f_{spur} = 1$ kHz;		75		dB

Table 8. Stereo decoder electrical characteristics (continued)

($V_S = 9$ V; de-emphasis time constant = 50 μ s, $V_{MPX} = 500$ mV, 75 kHz deviation, $f = 1$ kHz.
 $G_I = 6$ dB, $T_{amb} = 25$ °C; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Traffic radio (3)						
α_{57}	Signal	$f = 57$ kHz		70		dB
SCA - Subsidiary communications authorization (4)						
α_{67}	Signal	$f = 67$ kHz		75		dB
ACI - Adjacent channel interference (5)						
α_{114}	Signal	$f = 114$ kHz		95		dB
α_{190}	Signal	$f = 190$ kHz		84		dB

1. By design/characterization but functionally guaranteed through dedicated test mode structure
2. Intermodulation Suppression: measured with: 91% pilot signal; fm = 10kHz or 13kHz.
3. Traffic radio (V.F.) suppression: measured with: 91 % stereo signal; 9 % pilot signal; fm = 1 kHz, 5% sub carrier ($f = 57$ kHz, fm = 23 Hz AM, m = 60 %)
4. SCA (subsidiary communications authorization) measured with: 81% mono signal; 9% pilot signal; fm = 1 kHz; 1 0% SCA sub carrier ($f_s = 67$ kHz, unmodulated).
5. ACI (adjacent channel interference) measured with: 90% mono signal; 9% pilot signal; fm = 1 kHz; 1% spurious signal ($f_s = 110$ kHz or 186 kHz, unmodulated).

4.3 Noise blanker part

- internal 2nd order 140 kHz high pass filter
- programmable trigger threshold
- additional circuits for trigger adjustment (deviation, field-strength)
- very low offset current during hold time
- four selectable pulse suppression times

Table 9. Noise blanker electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V _{TR}	Trigger threshold (1), (2) meas. with V _{PEAK} = 0.9V	NBT = 111		30		mV _{OP}
		NBT = 110		35		mV _{OP}
		NBT = 101		40		mV _{OP}
		NBT = 100		45		mV _{OP}
		NBT = 011		50		mV _{OP}
		NBT = 010		55		mV _{OP}
		NBT = 001		60		mV _{OP}
		NBT = 000		65		mV _{OP}
V _{TRNOISE}	Noise Controlled Trigger Threshold ⁽³⁾ meas. with V _{PEAK} = 1.5V	NCT = 00		260		mV _{OP}
		NCT = 01		220		mV _{OP}
		NCT = 10		180		mV _{OP}
		NCT = 11		140		mV _{OP}
V _{RECT}	Rectifier Voltage	V _{MPX} = 0mV	0.5	0.9	1.3	V
		V _{MPX} = 50mV; f = 150KHz	1.5	1.7	2.1	V
		V _{MPX} = 100mV; f = 150KHz	2.2	2.5	2.9	V
V _{RECT DEV}	Deviation dependent ⁽⁴⁾ rectifier voltage	means. with V _{MPX} = 800mV (75KHz dev.)	OVD = 11	0.5	0.9(off)	mV _{OP}
			OVD = 10	0.9	1.2	mV _{OP}
			OVD = 01	1.7	2.0	mV _{OP}
			OVD = 00	2.5	2.8	mV _{OP}
V _{RECT FS}	Fieldstrength controlled ⁽⁵⁾ rectifier voltage	means. with V _{MPX} = 0mV V _{LEVEL} << V _{SBL} (fully mono)	FSC = 11	0.5	0.9(off)	V
			FSC = 10	1.0	1.3	V
			FSC = 01	1.5	1.8	V
			FSC = 00	2.0	2.3	V

- All thresholds are measured using a pulse with T_R = 2 µs, T_{HIGH} = 2 µs and T_F = 10 µs.
- NBT represents the Noise blanker-Byte bits D2; D0 for the noise blanker trigger threshold
- NAT represents the Noise blanker-Byte bit pair D4,D3 for the noise controlled trigger adjustment
- OVD represents the Noise blanker-Byte bit pair D7,D6 for the over deviation detector
- FSC represents the Fieldstrength-Byte bit pair D1,D0 for the fieldstrength control





Figure 16. Noise blanker diagram**Figure 17. Trigger threshold vs. V_{PEAK}** **Figure 18. Deviation controlled trigger adjustment**

Figure 19. Fieldstrength controlled trigger adjustment

4.4 Multipath detector

- Internal 19 kHz bandpass filter
- Programmable bandpass and rectifier gain
- Two pin solution fully independent usable for external programming
- Selectable internal influence on Stereo blend

Table 10. Multipath detector electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
f_{CMP}	Center frequency of multipath- bandpass	stereo decoder locked on pilot tone		19		KHz
G_{BPMP}	Bandpass gain	bits D ₂ , D ₁ configuration byte = 00		6		dB
		bits D ₂ , D ₁ configuration byte = 01		16		dB
		bits D ₂ , D ₁ configuration byte = 10		12		dB
		bits D ₂ , D ₁ configuration byte = 11		18		dB
G_{RECTMP}	Rectifier gain	bits D ₇ , D ₆ configuration byte = 00		7.6		dB
		bits D ₇ , D ₆ configuration byte = 01		4.6		dB
		bits D ₇ , D ₆ configuration byte = 10		0		dB
I_{CHMP}	Rectifier charge current			1		μA
I_{DISMP}	Rectifier discharge current			1.5		mA