



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 2 x 5-watt dual BTL class-D audio amplifier

### Features

- 5 W + 5 W continuous output power:  
 $R_L = 8 \Omega$ , THD = 10% at  $V_{CC} = 9 \text{ V}$
- 5 W + 5 W continuous output power:  
 $R_L = 4 \Omega$ , THD = 10% at  $V_{CC} = 6.6 \text{ V}$
- Wide range single supply operation (5 V - 14 V)
- High efficiency ( $\eta = 90\%$ )
- Four selectable, fixed gain settings of nominally 20 dB, 26 dB, 30 dB and 32 dB
- Differential inputs minimize common-mode noise
- Filterless operation
- No 'pop' at turn-on/off
- Standby and mute features
- Short-circuit protection
- Thermal overload protection
- Externally synchronizable



### Description

The TDA7491LP is a dual BTL class-D audio amplifier with single power supply designed for LCD TVs and monitors.

Thanks to the high efficiency and exposed-pad-down (EPD) package no separate heatsink is required.

Furthermore, the filterless operation allows a reduction in the external component count.

The TDA7491LP is pin-to-pin compatible with the TDA7491P and TDA7491HV.

**Table 1. Device summary**

Order code	Operating temperature	Package	Packaging
TDA7491LP	-40 to 85 °C	PowerSSO-36 EPD	Tube
TDA7491LP13TR	-40 to 85 °C	PowerSSO-36 EPD	Tape and reel

# Contents

- 1      Device block diagram ..... 6**
- 2      Pin description ..... 7**
  - 2.1 Pin out ..... 7
  - 2.2 Pin list ..... 8
- 3      Electrical specifications ..... 9**
  - 3.1 Absolute maximum ratings ..... 9
  - 3.2 Thermal data ..... 9
  - 3.3 Electrical specifications ..... 10
- 4      Characterization curves ..... 12**
  - 4.1 With 4-Ω load at  $V_{CC} = 6.6\text{ V}$  ..... 12
  - 4.2 With 8-Ω load at  $V_{CC} = 9\text{ V}$  ..... 19
- 5      Applications information ..... 24**
  - 5.1 Applications circuit ..... 24
  - 5.2 Mode selection ..... 25
  - 5.3 Gain setting ..... 26
  - 5.4 Input resistance and capacitance ..... 26
  - 5.5 Internal and external clocks ..... 27
    - 5.5.1 Master mode (internal clock) ..... 27
    - 5.5.2 Slave mode (external clock) ..... 27
  - 5.6 Modulation ..... 28
    - 5.6.1 Reconstruction low-pass filter ..... 29
    - 5.6.2 Filterless modulation ..... 29
  - 5.7 Protection functions ..... 31
  - 5.8 Diagnostic output ..... 31
  - 5.9 Heatsink requirements ..... 32
  - 5.10 Test board ..... 33
- 6      Package mechanical data ..... 34**

**7      Revision history ..... 36**

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin description list . . . . .	8
Table 3.	Absolute maximum ratings . . . . .	9
Table 4.	Thermal data . . . . .	9
Table 5.	Electrical specifications . . . . .	10
Table 6.	Mode settings . . . . .	25
Table 7.	Gain settings . . . . .	26
Table 8.	How to set up SYNCLK . . . . .	27
Table 9.	PowerSSO-36 EPD dimensions . . . . .	34
Table 10.	Document revision history . . . . .	36


## List of figures

Figure 1.	Internal block diagram (one channel only)	6
Figure 2.	Pin connection (top view, PCB view)	7
Figure 3.	Output power vs. supply voltage	12
Figure 4.	THD vs. output power (1 kHz)	12
Figure 5.	THD vs. output power (100 Hz)	13
Figure 6.	THD vs. frequency	13
Figure 7.	Frequency response	14
Figure 8.	Crosstalk vs. frequency	14
Figure 9.	FFT (0 dB)	15
Figure 10.	FFT (-60 dB)	15
Figure 11.	Power supply rejection ratio vs. frequency	16
Figure 12.	Power dissipation and efficiency vs. output power	16
Figure 13.	Attenuation vs. voltage on pin MUTE	17
Figure 14.	Current consumption vs. voltage on pin STBY	17
Figure 15.	Attenuation vs. voltage on pin STBY	18
Figure 16.	Output power vs. supply voltage	19
Figure 17.	THD vs. output power (1 kHz)	19
Figure 18.	THD vs. output power (100 Hz)	20
Figure 19.	THD vs. frequency	20
Figure 20.	Frequency response	21
Figure 21.	Crosstalk vs. frequency	21
Figure 22.	FFT (0 dB)	22
Figure 23.	FFT (-60 dB)	22
Figure 24.	Power supply rejection ratio vs. frequency	23
Figure 25.	Power dissipation and efficiency vs. output power	23
Figure 26.	Applications circuit for class-D amplifier	24
Figure 27.	Standby and mute circuits	25
Figure 28.	Turn-on/off sequence for minimizing speaker “pop”	25
Figure 29.	Device input circuit and frequency response	26
Figure 30.	Master and slave connection	27
Figure 31.	Unipolar PWM output	28
Figure 32.	Typical LC filter for an 8-Ω speaker	29
Figure 33.	Typical LC filter for a 4-Ω speaker	29
Figure 34.	Filterless application schematic	30
Figure 35.	Behavior of pin DIAG for various protection conditions	31
Figure 36.	Power derating curves for PCB used as heatsink	32
Figure 37.	Test board (TDA7491LP) layout	33
Figure 38.	PowerSSO-36 EPD outline drawing	35

# 1 Device block diagram

Figure 1 shows the block diagram of one of the two identical channels of the TDA7491LP.


Figure 1. Internal block diagram (one channel only)



## 2 Pin description

### 2.1 Pin out

Figure 2. Pin connection (top view, PCB view)



## 2.2 Pin list

**Table 2. Pin description list**

Number	Name	Type	Description
1	SUB_GND	POWER	Connect to the frame
2,3	OUTPB	OUT	Positive PWM output for right channel
4,5	PGNDB	POWER	Power stage ground for right channel
6,7	PVCCB	POWER	Power supply for right channel
8,9	OUTNB	OUT	Negative PWM output for right channel
10,11	OUTNA	OUT	Negative PWM output for left channel
12,13	PVCCA	POWER	Power supply for left channel
14,15	PGNDA	POWER	Power stage ground for left channel
16,17	OUTPA	OUT	Positive PWM output for left channel
18	PGND	POWER	Power stage ground
19	VDDPW	OUT	3.3-V (nominal) regulator output referred to ground for power stage
20	STBY	INPUT	Standby mode control
21	MUTE	INPUT	Mute mode control
22	INPA	INPUT	Positive differential input of left channel
23	INNA	INPUT	Negative differential input of left channel
24	ROSC	OUT	Master oscillator frequency-setting pin
25	SYNCLCK	IN/OUT	Clock in/out for external oscillator
26	VDDS	OUT	3.3-V (nominal) regulator output referred to ground for signal blocks
27	SGND	POWER	Signal ground
28	DIAG	OUT	Open-drain diagnostic output
29	SVR	OUT	Supply voltage rejection
30	GAIN0	INPUT	Gain setting input 1
31	GAIN1	INPUT	Gain setting input 2
32	INPB	INPUT	Positive differential input of right channel
33	INNB	INPUT	Negative differential input of right channel
34	VREF	OUT	Half VDDS (nominal) referred to ground
35	SVCC	POWER	Signal power supply
36	VSS	OUT	3.3-V (nominal) regulator output referred to power supply
-	EP	-	Exposed pad for ground-plane heatsink, to be connected to GND

## 3 Electrical specifications

### 3.1 Absolute maximum ratings

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage	18	V
$V_I$	Voltage limits for input pins STBY, MUTE, INNA, INPA, INN B, INPB, GAIN0, GAIN1	-0.3 to 3.6	V
$T_{op}$	Operating temperature	-40 to 85	°C
$T_j$	Operating junction temperature	-40 to 150	°C
$T_{stg}$	Storage temperature	-40 to 150	°C

### 3.2 Thermal data

Refer also to [Section 5.9: Heatsink requirements on page 32](#).

**Table 4. Thermal data**

Symbol	Parameter	Min	Typ	Max	Unit
$R_{th\ j-case}$	Thermal resistance, junction to case	-	2	3	°C/W
$R_{th\ j-amb}$	Thermal resistance, junction to ambient	-	24	-	

### 3.3 Electrical specifications

Unless otherwise stated, the results in [Table 5](#) below are given for the conditions:  $V_{CC} = 9\text{ V}$ ,  $R_L$  (load) =  $8\ \Omega$ ,  $R_{OSC} = R3 = 39\text{ k}\Omega$ ,  $C8 = 100\text{ nF}$ ,  $f = 1\text{ kHz}$ ,  $G_V = 20\text{ dB}$ , and  $T_{amb} = 25\text{ }^\circ\text{C}$ .

**Table 5. Electrical specifications**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{CC}$	Supply voltage	-	5	-	14	V
$I_q$	Total quiescent current	Without LC filter	-	26	35	mA
$I_{qSTBY}$	Quiescent current in standby	-	-	-	10	$\mu\text{A}$
$V_{OS}$	Output offset voltage	Play mode	-100	-	100	mV
		Mute mode	-60	-	60	mV
$I_{OCP}$	Overcurrent protection threshold	$R_L = 0\ \Omega$	3	-	-	A
$T_j$	Junction temperature at thermal shutdown	-	-	150	-	$^\circ\text{C}$
$R_i$	Input resistance	Differential input	54	68	-	$\text{k}\Omega$
$V_{UVP}$	Undervoltage protection threshold	-	-	-	4.5	V
$R_{dsON}$	Power transistor on resistance	High side	-	0.2	-	$\Omega$
		Low side	-	0.2	-	
$P_o$	Output power	THD = 10%	-	5.0	-	W
		THD = 1%	-	4.0	-	
$P_o$	Output power	$R_L = 4\ \Omega$ , THD = 10%, $V_{CC} = 6.6\text{ V}$	-	5.0	-	W
		$R_L = 4\ \Omega$ , THD = 1%, $V_{CC} = 6.6\text{ V}$	-	4.0	-	
$P_D$	Dissipated power	$P_o = 5\text{ W} + 5\text{ W}$ , THD = 10%	-	1.0	-	W
$\eta$	Efficiency	$P_o = 5\text{ W} + 5\text{ W}$ , $R_L = 8\ \Omega$ , THD = 10%, $V_{CC} = 9\text{ V}$	-	90	-	%
THD	Total harmonic distortion	$P_o = 1\text{ W}$	-	0.1	-	%
$G_V$	Closed loop gain	GAIN0 = L, GAIN1 = L	18	20	22	dB
		GAIN0 = L, GAIN1 = H	24	26	28	
		GAIN0 = H, GAIN1 = L	28	30	32	
		GAIN0 = H, GAIN1 = H	30	32	34	
$\Delta G_V$	Gain matching	-	-1	-	1	dB
CT	Crosstalk	$f = 1\text{ kHz}$ , $P_o = 1\text{ W}$	-	70	-	dB
eN	Total input noise	A Curve, $G_V = 20\text{ dB}$	-	15	-	$\mu\text{V}$
		$f = 22\text{ Hz to } 22\text{ kHz}$	-	20	-	

Table 5. Electrical specifications (continued)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
SVRR	Supply voltage rejection ratio	$f_r = 100 \text{ Hz}$ , $V_r = 1 \text{ Vpp}$ , $C_{SVR} = 10 \mu\text{F}$	-	50	-	dB
$T_r$ , $T_f$	Rise and fall times	-	-	40	-	ns
$f_{SW}$	Switching frequency	Internal oscillator, master mode	290	320	350	kHz
$f_{SWR}$	Switching frequency range	(1)	250	-	400	kHz
$V_{inH}$	Digital input high (H)	-	2.3	-	-	V
$V_{inL}$	Digital input low (L)		-	-	0.8	
$A_{MUTE}$	Mute attenuation	$V_{MUTE} = \text{low}$ , $V_{STBY} = \text{high}$	-	80	-	dB
Function mode	Standby, mute and play modes	$V_{STBY} < 0.5 \text{ V}$ $V_{MUTE} = X$	Standby			-
		$V_{STBY} > 2.9 \text{ V}$ $V_{MUTE} < 0.8 \text{ V}$	Mute			-
		$V_{STBY} > 2.9 \text{ V}$ $V_{MUTE} > 2.9 \text{ V}$	Play			-

1. Refer to [Section 5.5: Internal and external clocks on page 27](#).

## 4 Characterization curves

The following characterization curves were made using the TDA7491LP demo board. The LC filter for the 4-Ω load uses components of 15 μH and 470 nF and that for the 8-Ω load uses 33 μH and 220 nF.

### 4.1 With 4-Ω load at V<sub>CC</sub> = 6.6 V

Figure 3. Output power vs. supply voltage







Figure 4. THD vs. output power (1 kHz)




**Figure 5. THD vs. output power (100 Hz)**



**Figure 6. THD vs. frequency**



**Figure 7. Frequency response**



**Figure 8. Crosstalk vs. frequency**




Figure 9. FFT (0 dB)




Figure 10. FFT (-60 dB)




Figure 11. Power supply rejection ratio vs. frequency






Figure 12. Power dissipation and efficiency vs. output power



**Figure 13. Attenuation vs. voltage on pin MUTE**



**Figure 14. Current consumption vs. voltage on pin STBY**





Figure 15. Attenuation vs. voltage on pin STBY



### 4.2 With 8-Ω load at $V_{CC} = 9\text{ V}$

Figure 16. Output power vs. supply voltage




Figure 17. THD vs. output power (1 kHz)




Figure 18. THD vs. output power (100 Hz)






Figure 19. THD vs. frequency



**Figure 20. Frequency response**



**Figure 21. Crosstalk vs. frequency**




Figure 22. FFT (0 dB)




Figure 23. FFT (-60 dB)




Figure 24. Power supply rejection ratio vs. frequency






Figure 25. Power dissipation and efficiency vs. output power



# 5 Applications information

## 5.1 Applications circuit

Figure 26. Applications circuit for class-D amplifier



## 5.2 Mode selection

The three operating modes, defined below, of the TDA7491LP are set by the two inputs STBY (pin 20) and MUTE (pin 21) as shown in [Table 6](#).

- Standby mode: all circuits are turned off, very low current consumption.
- Mute mode: inputs are connected to ground and the positive and negative PWM outputs are at 50% duty cycle.
- Play mode: the amplifiers are active.


The protection functions of the TDA7491LP are implemented by pulling down the voltages of the STBY and MUTE inputs shown in [Figure 27](#). The input current of the corresponding pins must be limited to 200  $\mu$ A.

**Table 6. Mode settings**

Mode	Voltage level on pin STBY	Voltage level on pin MUTE
Standby	L <sup>(1)</sup>	X (don't care)
Mute	H <sup>(1)</sup>	L
Play	H	H

1. Refer to  $V_{STBY}$  and  $V_{MUTE}$  in [Table 5: Electrical specifications on page 10](#) for the drive levels for L and H

**Figure 27. Standby and mute circuits**



**Figure 28. Turn-on/off sequence for minimizing speaker “pop”**

