



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## 200 W mono bridge PWM amplifier with built-in step-up converter

### Features

- Input stage and gain compressor
- Over-modulation protection and current limiting
- Modulator
- DAC
- Step-up
- Mode control
- Diagnostics / safety
- Power control



HiQUAD-64

Broad operating voltage is supported, allowing operation from both 14 V and 42 V automotive power buses, as well as from split supplies for consumer electronics use.

A current mode control boost converter controller is provided to allow high power operation in a 14 V environment. Turn-on and turn-off transients are minimized by soft muting/unmuting and careful control of offsets within the IC.

Digital Audio input is supported by an integrated one channel DAC. Sophisticated diagnostics and protection provide fault reporting via I<sup>2</sup>C and power shutdown for safety related faults.

TDA7572 is packaged in a HiQUAD-64 package.

### Description

TDA7572 is a highly integrated, highly versatile, semi-custom IC switch mode audio amplifier. It integrates audio signal processing and power amplification tailored for standalone remote bass box applications, while providing versatility for full bandwidth operation in either automotive or consumer audio environments. It's configured as one full bridge channel, using two clocked PWM modulators driving external, complementary FET's.

**Table 1. Device summary**

Order code	Package	Packing
TDA7572	HiQUAD-64	Tray

## Contents

<b>1</b>	<b>Detailed features</b>	<b>7</b>
<b>2</b>	<b>Interface description</b>	<b>8</b>
<b>3</b>	<b>Pins description</b>	<b>9</b>
<b>4</b>	<b>Electrical specifications</b>	<b>15</b>
4.1	Absolute maximum ratings	15
4.2	Thermal data	15
4.3	Electrical characteristics	15
4.3.1	Operating voltage and current	15
4.3.2	Under voltage lockout	16
4.3.3	Input stage	17
4.3.4	Oscillator	21
4.3.5	Modulator	22
4.3.6	Gate drive and output stage control	22
4.3.7	Diagnostics	23
4.4	Voltage booster	24
4.4.1	Digital to analog converter	25
4.4.2	I/O pin characteristics	26
4.4.3	Operational amplifier cells	26
4.4.4	Shunt	26
4.4.5	Application information	27
<b>5</b>	<b>I<sup>2</sup>C and mode control</b>	<b>28</b>
5.1	Input control register	31
5.2	Faults 1 register	32
5.3	Faults 2 register	33
5.4	Control register	34
5.5	Modulator register	35
5.6	Testing register	36
<b>6</b>	<b>Input stage and gain compressor</b>	<b>37</b>
6.1	Input stage	37

6.2	Gain compressor .....	37
6.2.1	Setting in I <sup>2</sup> C bus mode .....	38
6.2.2	Soft-mute function, without pre-limiter .....	39
<b>7</b>	<b>Modulator .....</b>	<b>41</b>
7.1	FET drive .....	42
7.2	Anti-pop shunt driver .....	43
<b>8</b>	<b>DAC .....</b>	<b>44</b>
<b>9</b>	<b>Step-up .....</b>	<b>46</b>
<b>10</b>	<b>Diagnostics .....</b>	<b>48</b>
10.1	Faults during operation .....	48
10.1.1	DC offset across the speaker .....	48
10.1.2	Die temperature .....	49
10.1.3	External temperature .....	49
10.1.4	Output clipping .....	49
10.1.5	Output over-current .....	49
10.1.6	Power supply overcurrent .....	50
10.1.7	Fault handling .....	50
10.1.8	Faults during power-up: .....	51
<b>11</b>	<b>Oscillator .....</b>	<b>53</b>
<b>12</b>	<b>Under voltage lock out (UVLO) .....</b>	<b>54</b>
12.1	VSP-UVLO .....	54
12.2	V14 - UVLO .....	54
12.3	SVR - UVLO .....	55
<b>13</b>	<b>Start-up procedures, modulator turn-on after a tristate condition .....</b>	<b>56</b>
13.1	Start-up .....	56
13.2	Tristate .....	56
<b>14</b>	<b>Applications .....</b>	<b>57</b>
14.1	Single supply .....	57
14.2	Split supply .....	59

14.3	THD+N step-up on .....	61
<b>15</b>	<b>Package information .....</b>	<b>62</b>
<b>16</b>	<b>Revision history .....</b>	<b>63</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin list by argument . . . . .	10
Table 3.	Pin list . . . . .	12
Table 4.	Absolute maximum ratings . . . . .	15
Table 5.	Thermal data. . . . .	15
Table 6.	Operating voltage and current . . . . .	15
Table 7.	Under voltage lockout. . . . .	16
Table 8.	Input stage . . . . .	17
Table 9.	Oscillator. . . . .	21
Table 10.	Modulator . . . . .	22
Table 11.	Gate drive and output stage control . . . . .	22
Table 12.	Diagnostics . . . . .	23
Table 13.	Voltage booster. . . . .	24
Table 14.	Digital to analog converter . . . . .	25
Table 15.	I/O pin characteristics . . . . .	26
Table 16.	Op. amp. cells. . . . .	26
Table 17.	Shunt . . . . .	26
Table 18.	Analog operating characteristics. . . . .	27
Table 19.	Power-up mode control. . . . .	28
Table 20.	I <sup>2</sup> C chip address . . . . .	29
Table 21.	Example of write instruction with increment . . . . .	29
Table 22.	Example of read instruction with increment . . . . .	30
Table 23.	Input control register . . . . .	31
Table 24.	Faults 1 register . . . . .	32
Table 25.	Faults 2 register . . . . .	33
Table 26.	Control register . . . . .	34
Table 27.	Modulator register. . . . .	35
Table 28.	Testing register. . . . .	36
Table 29.	Distortion versus gain step size . . . . .	38
Table 30.	Sets the maximum release rate of the gain compressor. . . . .	38
Table 31.	Sets the maximum attack rate of the gain compressor. . . . .	39
Table 32.	Attack/release rate and gain compression effort selection. . . . .	39
Table 33.	PWMClock table . . . . .	42
Table 34.	Fault handling . . . . .	50
Table 35.	Document revision history . . . . .	63

## List of figures

Figure 1.	Block diagram . . . . .	8
Figure 2.	Pins connection (top view) . . . . .	9
Figure 3.	Mute by external command . . . . .	39
Figure 4.	Mute by I <sup>2</sup> C bus command . . . . .	40
Figure 5.	Modulator block diagram . . . . .	41
Figure 6.	Current sourced by the shunt pin in NO I <sup>2</sup> C bus mode . . . . .	43
Figure 7.	DAC circuit diagram . . . . .	44
Figure 8.	Two interpolator structure diagram . . . . .	45
Figure 9.	I <sup>2</sup> S format diagram . . . . .	45
Figure 10.	Step-up application diagram . . . . .	46
Figure 11.	Threshold of current limiting diagram . . . . .	47
Figure 12.	Single supply evaluation board schematic . . . . .	57
Figure 13.	Single supply evaluation PCB . . . . .	58
Figure 14.	Split supply evaluation board schematic . . . . .	59
Figure 15.	Split supply evaluation PCB . . . . .	60
Figure 16.	THD+N step-up on . . . . .	61
Figure 17.	HiQUAD-64 mechanical data and package dimensions . . . . .	62


## 1 Detailed features

- Input Stage and Gain Compressor
  - Differential, high CMRR, analog input
  - Programmable input attenuation/gain to support up to four drive levels
  - Noiseless Gain compression of up to 16 dB with programmable attack and decay.
  - Compressor controlled by monitoring estimated THD
  - Soft mute / un-mute for pop control
- Over-modulation Protection and Current Limiting
  - Adaptive pulse injection prevents missing pulses due to over modulation which maximizes useful output swing.
  - Programmable current limiting based on FET VDS
- Modulator
  - Optimized for low distortion at low switching frequency (approximation 110 kHz)
  - Dual Clocked PWM modulators for 3 state switching
  - External gain control / internal integrator components
  - Controls 4 external FETS with switching optimized for low EMI
  - Oscillation frequency selectable by I<sup>2</sup>C
  - Anti-pop shunt driver
- DAC
  - 18bit, mono
  - I<sup>2</sup>S inputs 38-48 kHz, 96 kHz, 192 kHz
  - Hybrid architecture, area optimized for Bass
  - Full bandwidth supported by off loading the interpolator function
  - Synchronization with modulator
- Step-Up
  - On board STEP-UP step up converter, synchronized to the modulator frequency
  - Drives external NFET switch
  - Externally compensated
  - Soft start and current limiting
- Mode Control
  - Critical modes controllable by mode pins for bus-less operation
  - I<sup>2</sup>C provides additional mode control
- Diagnostics / Safety
  - Offset, short, open, overcurrent, over temperature
  - I<sup>2</sup>C used to report errors, and for configuration control
  - Faults pin used to report errors in bus-less environment
  - Clipping reported at a separate pin
  - Abnormal supply current detection disables input power for fail safe operation
  - Output current limiting
  - Power control
  - Latching control of an external PMOS power switch for safety related faults.
  - Power is switched off for safety related faults of abnormal supply current, excessive internal or external temperature, or persistent output stage over-current that fails to be controlled by the pulse-by-pulse current limiting method

## 2 Interface description


$\text{I}^2\text{C}$  bus and mode control pins are used to control operation. Default values of all the operating modes are deterministic, some of these values are intrinsic to the IC and some are determined by configuration pins. The configuration pins are read at power-up and copied into registers, which may later be modified using the  $\text{I}^2\text{C}$  bus, if one is present. This allows varied operation in an environment where NO  $\text{I}^2\text{C}$  bus is present, while allowing full control and override of pin programmed modes when used with  $\text{I}^2\text{C}$ .

Figure 1. Block diagram



### 3 Pins description

**Figure 2. Pins connection (top view)**



**Table 2. Pin list by argument**

Pin #	Pin name	Description
<b>On/off circuitry</b>		
11	VSP_POW2	Positive supply power for low power, non gate-drive functions with a separate bonding to power the gate drive of modulator two
53	VP2.5	+2.5 V analog supply output
51	VM2.5	-2.5 V analog supply output
50	VDIG	5 V logic supply decoupling
49	DGND	Digital gnd
52	SVR	Vs/2 analog reference filter capacitor. Reference for input stage.
55	Mode0	Mode control bit0, selects standby/normal/ I <sup>2</sup> C/diagnostic operation
54	Mode1	Mode control bit1, selects standby/normal/ I <sup>2</sup> C/diagnostic operation
57	MUTE_L	Mute input and / or timing cap, assertion level low
56	AutoMuteVSetting	Auto-mute voltage setting
<b>Input/gain compressor</b>		
34	INP	Non inverting audio input
33	INM	Inverting audio input
35	AOUT	Compressed audio output
-	-	Input stage gain selection – see PLL pin in DAC <a href="#">Section 8</a>
-	-	Compressor attack/decay select – see I <sup>2</sup> C data pin in DAC <a href="#">Section 8</a>
<b>Inverter</b>		
36	InvIn	Inverter input
37	InvOut	Inverter output
<b>Modulator</b>		
64	IlimitThresh	Output stage current limiting trip voltage set point
32	LVLSFT	Gain program pin for SVR to HVCC level shifting
38	MOD1	Modulator1 Inverting / Summing node
20	LSD1SS	Low-side1 Source Sensing
19	LSD1GD	Low-side1 Gate Drive
18	LSD1GS	Low-side1 Gate sense
17	HB1OutFilt	Half bridge1 post-LC filter – for diagnostics
16	HB1Out	Half-bridge1 output, HSD 1 drain sense, LSD1 Drain Sense
15	HSD1GS	High-side1 Gate sense
14	HSD1GD	High-side1 Gate Drive
13	HSD1SS	High-side1 Source sense
12	VSP_POW1	Positive supply voltage connection for gate drive circuitry

**Table 2. Pin list by argument (continued)**

Pin #	Pin name	Description
39	MOD2	Modulator2 Inverting / Summing node
10	HSD2SS	Highside2 Source sense
9	HSD2GD	Highside2 Gate Drive
8	HSD2GS	Highside2 Gate sense
7	HB2Out	Half-bridge2 output, HSD 1 drain sense, LSD1 Drain Sense
6	HB2OutFilt	Half bridge2 post-LC filter – for diagnostics
5	LSD2GS	Lowside2 Gate sense
4	LSD2GD	Lowside2 Gate Drive
3	LSD2SS	Lowside2 Source Sense
27	VSM1	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
26	VSM2	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
58	VSM3	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
59	VSM4	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
43	ShuntDriver	Shunt driver
<b>DC-DC</b>		
28	BSTVSense	Voltage feedback input for voltage booster
22	BSTSource	Boost converter NFET source
21	BSTGate	Boost converter NFET gate drive
23	CSense	Inverting input for booster current sensing and digital test enable (operating when is more than about 3V under the V14 pin level)
24	V14Sense	Non-inverting input for booster current sensing
25	V14	Power for boost converter gate drive and Output LSD's
<b>Oscillator</b>		
41	CLKIN/Out	Clock input
42	DITH	Dither capacitor
40	OscOut	Oscillator output
<b>Diagnostics / Bus</b>		
62	I <sup>2</sup> CDATA/AttackSel	I <sup>2</sup> C data (I <sup>2</sup> C mode) Compressor aggressiveness selection (non-bus mode)
63	I <sup>2</sup> CLK	I <sup>2</sup> C clock

**Table 2.** Pin list by argument (continued)

Pin #	Pin name	Description
61	ADDR0/Fault/Clip_L	I <sup>2</sup> C address set (I <sup>2</sup> C mode) Fault output in non bus mode (non-bus mode) Clipping indicator, assertion level low, (when DAC is enabled)
60	ADDR1/CompEnable	I <sup>2</sup> C address set (I <sup>2</sup> C mode) Compressor Enable/disable (non-bus mode)
48	NTC	Connection for NTC thermistor
2	TestC	Test cap used to generate the slow current pulses
1	ISet	Program pin for current level used in Short/Open test
30	ISSEN_P	Supply non-inverting current sense
29	ISSEN_M	Supply inverting current sense
<b>DAC</b>		
46	WS / Clip_L	I <sup>2</sup> S Word select / Clipping indicator, assertion level low (non-DAC mode)
45	SDA/SCR_ENB	I <sup>2</sup> C serial data / SCR ENABLE (non DAC mode)
47	SCL/InLevel1	I <sup>2</sup> C serial data bit clock/ Input Level selection bit1 (non-DAC mode)
44	PLL/InLevel0	DAC clock PLL filter/ Input Level selection bit 0 (non-DAC mode)
31	DAC2	DAC output voltage p
32	DAC1	DAC output voltage n

**Table 3.** Pin list

Pin #	Pin name	Description
1	Iset	Program pin for current level used in Short/Open test
2	TestC	Test cap used to generate the slow current pulses
3	LSD2SS	Lowside2 source sense
4	LSD2GD	Lowside2 Gate Drive
5	LSD2GS	Lowside2 Gate sense
6	HB2OutFilt	Half bridge2 post-LC filter – for diagnostics
7	HB2Out	Half-bridge2 output, HSD 1 drain sense, LSD1 Drain Sense
8	HSD2GS	Highside2 Gate sense
9	HSD2GD	Highside2 Gate Drive
10	HSD2SS	Highside2 Source sense
11	VSP_POW2	Positive supply power for low power, non gate-drive functions with a separate bonding to power the gate drive of modulator two
12	VSP_POW1	Positive supply voltage connection for gate drive circuitry
13	HSD1SS	Highside1 Source sense
14	HSD1GD	Highside1 Gate Drive
15	HSD1GS	Highside1 Gate sense

**Table 3. Pin list (continued)**

Pin #	Pin name	Description
16	HB1Out	Half-bridge1 output, HSD 1 drain sense, LSD1 Drain Sense
17	HB1OutFilt	Half bridge1 post-LC filter – for diagnostics
18	LSD1GS	Low-side1 Gate sense
19	LSD1GD	Low-side1 Gate Drive
20	LSD1SS	Low-side1 Source Sensing
21	BSTGate	Boost Converter NFET gate drive
22	BSTSource	Boost Converter NFET Source
23	CSense	Inverting input for Booster Current Sensing and Digital Test Enable (operating when is more than about 3V under the V14 pin level)
24	V14Sense	Non-inverting input for Booster Current Sensing
25	V14	Power for Boost converter gate drive and Output LSD's
26	VSM2	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
27	VSM1	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
28	BSTVSense	Voltage feedback input for Voltage Booster
29	ISSENM	Supply inverting current sense
30	ISSENP	Supply non-inverting current sense
31	DAC2	Half VCC (VSP- VSM)/2 Used for output stage reference.
32	DAC1	Gain program pin for SVR to HVCC level shifting
33	INM	Inverting audio input
34	INP	Non inverting audio input
35	AOUT	Compressed Audio Output
36	InvIn	Inverter input
37	InvOut	Inverter Output
38	MOD1	Modulator1 Inverting / Summing node
39	MOD2	Modulator2 Inverting / Summing node
40	OscOut	Oscillator output
41	CLKIN/Out	Clock input
42	DITH	Dither capacitor
43	ShuntDriver	Shunt Driver
44	PLL/InLevel0	DAC clock PLL filter/ Input Level selection bit 0 (non-DAC mode)
45	SDA/SCR_ENB	I <sup>2</sup> C serial data / SCR ENABLE (non DAC mode)
46	WS / Clip_L	I <sup>2</sup> S Word select / Clipping indicator, assertion level low (non-DAC mode)
47	SCL/ InLevel1	I <sup>2</sup> C serial data bit clock/ Input Level selection bit1 (non-DAC mode)
48	NTC	Connection for NTC thermistor

**Table 3.** Pin list (continued)

Pin #	Pin name	Description
49	DGND	GND logic supply decoupling
50	VDIG	5V logic supply decoupling
51	VM2.5	-2.5 V analog supply output
52	SVR	Vs/2 analog reference filter capacitor. Reference for input stage.
53	VP2.5	+2.5 V analog supply output
54	Mode1	Mode control bit1, selects standby/normal/I <sup>2</sup> C/diagnostic operation
55	Mode0	Mode control bit0, selects standby/normal/ I <sup>2</sup> C/diagnostic operation
56	AutoMuteVSetting	Auto-Mute Voltage Setting
57	MUTE_L	Mute input and / or timing cap, assertion level low
58	VSM3	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
59	VSM4	Die tab connection to lowest supply voltage – gnd for single ended supplies, negative supply for split supplies
60	ADDR1/CompEnable	I <sup>2</sup> C address set (I <sup>2</sup> C mode) Compressor Enable/disable (non-bus mode)
61	ADDR0/Fault/Clip_L	I <sup>2</sup> C address set (I <sup>2</sup> C mode) Fault output in non bus mode (non-bus mode) Clipping indicator, assertion level low, (when DAC is enabled)
62	I <sup>2</sup> CDATA/AttackSel	I <sup>2</sup> C data (I <sup>2</sup> C mode) Compressor aggressiveness selection (non-bus mode)
63	I <sup>2</sup> CLK	I <sup>2</sup> C Clock
64	IlimitThresh	Output stage Current Limiting trip voltage setpoint

## 4 Electrical specifications

### 4.1 Absolute maximum ratings

**Table 4.** Absolute maximum ratings

Symbol	Parameters	Test conditions	Min.	Max.	Units
$V_{SP}$	Supply voltage	-	$V_{SM} -0.6$	$V_{SM} +58$	V
$V_{peak}$	Peak supply voltage	$(V_{S+} - V_{S-})$ time $\leq 50$ ms	-	68	V
$V_{DATA}$	Data pin voltage	w.r.t Dgnd	$V_S -0.6$	6V	V
$T_J$	Junction temperature	-	-40	150	C
$T_{Stg}$	Storage temperature	-	-55	150	C
$P_{DMAX}$	Power dissipation	Any operating condition For thermal budgeting	-	2.5	W

### 4.2 Thermal data

**Table 5.** Thermal data

Symbol	Parameters	Value	Units
$R_{th j-case}$	Thermal resistance junction-to-case	3	°C/W

### 4.3 Electrical characteristics

Unless otherwise specified, all ratings below are for  $-40^\circ\text{C} < T_J < 125^\circ\text{C}$ ,  $V_{SP} = 42\text{ V}$ ,  $V_{SM} = 0\text{V}$  and the application circuit of [Figure 12](#). Operation of the IC above this junction temperature will continue without audible artifacts until thermal shutdown, but these parameters are not guaranteed to be within the specifications below.  $F_{PWM} = 110\text{ kHz}$ , Booster not enabled.

#### 4.3.1 Operating voltage and current

**Table 6.** Operating voltage and current

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
$V_{SP42}$	Operating voltage 42 V automotive range	Normal operation without audible defects required Single ended supply 42 V configuration, $V_{SM}=0$	30	42	58	V
$V_{SP14}$	Operating voltage 14.4 V automotive range	Normal operation without audible defects required Single ended supply 14 V configuration, $V_{SM}=0$	9	14.4	-	

**Table 6. Operating voltage and current (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
V <sub>SPLIT</sub>	Operating voltage V <sub>SP</sub> - V <sub>SM</sub> split supply rails	Normal operation required Split supply application configuration, V <sub>SM</sub> <V <sub>SVR</sub> -4, V <sub>SP</sub> >V <sub>SVR</sub> +4	8	48	58	V
I <sub>stdby</sub>	Stand-by current	IC in standby, Mode 0, and Mode 1 low V <sub>s</sub> = 42 V	-	-	50 at T = 85 °C 10 at T = 25 °C	µA
I <sub>tristate</sub>	Tristate current	Outputs tristated Booster not running, F <sub>pwm</sub> = nominal	V14	-	13	20
			VSP	-	15	25
I <sub>MUTE</sub>	Mute mode current	MUTE asserted,	V14	-	15	-
			VSP	-	20	-

### 4.3.2 Under voltage lockout

**Table 7. Under voltage lockout**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
V <sub>LimAM</sub>	AutomuteVSetting pin voltage limit	Voltage limit respect to the SVR pin Allowed voltage range on Automute pin	0.5	-	2.1	V
<b>VSP UVLO</b>						
V <sub>AM</sub>	Auto-mute supply voltage VSP	Mute is forced if VSP-VSVR or VSVR-VSM is less than this value Vautomute VSetting-V <sub>SVR</sub> =VVSVR	-15 %	VVSVR* 7	+15 %	V
VPO-	Auto-tristate supply voltage VSP negative slope	The IC is set in tristate if VSP-VSM is less than this value Vautomute VSetting-V <sub>SVR</sub> =VVSVR	-15 %	VVSVR *12	+15 %	V
VPO+	Auto-tristate supply voltage VSP positive slope	The IC is set out from tristate if VSP-VSM is higher than this value Vautomute VSetting-V <sub>SVR</sub> =VVSVR	-15 %	VVSVR *13	+15 %	V
V <sub>U</sub>	Auto-tristate supply voltage VSP Relative maximum value	The IC is set in tristate if VSP-VSM is more than this value Vautomute VSetting-V <sub>SVR</sub> =VVSVR	-15 %	VVSVR* 48	+15 %	V
V <sub>UC</sub>	Auto-tristate supply voltage VSP Absolute maximum value	The IC is set in tristate if VSP-VSM is higher than this value	60	63	66	V
<b>V14 – UVLO</b>						
V14-	Auto-tristate supply voltage V14 negative slope	The IC is kept in tristate if 14 V VSM become lower than this value	5.5	-	7	V

**Table 7. Under voltage lockout (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
V14+	Auto-tristate supply voltage V14 positive slope	The IC is goes out from tristate if 14 V-VSM become higher than this value	6.5	-	8	V
V14h	Auto-tristate 14V voltage hysteresis	Comparator hysteresis for auto-tristate threshold	0.8	-	-	V
V14su	Step-up tristate	The step-up is in tristate when voltage lower than this threshold	5	-	8	V
V14mute-	Auto-mute supply voltage V14 negative slope	The IC goes in mute if 14 V-VSM become lower than this value	V14- + 0.7 V	-	V14- + 1.2 V	V
V14mute+	Auto-mute supply voltage V14 positive slope	The IC goes in play if 14 V-VSM become higher than this value	V14V+ + 40 mV	-	V14V+ + 170 mV	V
<b>SVR – UVLO</b>						
Vsvr-	Auto-tristate SVR voltage negative slope	The IC is kept in tristate if VSvr - VSM become less than this value Vautomute VSetting-V <sub>SVR</sub> =VVSVR	-15 %	5.2 x VVSVR	+15 %	V
Vsvr+	Auto-tristate SVR voltage positive slope	The IC is goes out from tristate if VSvr - VSM become higher than this value Vautomute VSetting-V <sub>SVR</sub> =VVSVR	-15 %	6 x VVSVR	+15 %	V
VPOH	Auto-tristate SVR voltage hysteresis	Comparator hysteresis for auto-tristate threshold Vautomute VSetting-V <sub>SVR</sub> =VVSVR	0.40 x VVSVR	-	1.2V x VVSVR	V

### 4.3.3 Input stage

**Table 8. Input stage**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
<b>Input differential amplifier/ gain attenuator</b>						
R <sub>IN</sub> , No compress ion	Input resistance	INLEVEL1=0, INLEVEL0=0	-30%	22	+30%	kΩ
		INLEVEL1=0, INLEVEL0=1	-30%	12	+30%	
		INLEVEL1=1, INLEVEL0=0	-30%	24	+30%	
		INLEVEL1=1, INLEVEL0=1	-30%	12	+30%	
	R <sub>IN</sub> max compress ion	INLEVEL1=0, INLEVEL0=0	-30%	17	+30%	
		INLEVEL1=0, INLEVEL0=1	-30%	12	+30%	
		INLEVEL1=1, INLEVEL0=0	-30%	17	+30%	
		INLEVEL1=1, INLEVEL0=1	-30%	12	+30%	

**Table 8. Input stage (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
$V_{InMax}$	Input clipping level Voltage level of the input that trespassed cause clipping in the preamplifier	INLEVEL1=0, INLEVEL0=0	2	-	-	$V_{RMS}$
		INLEVEL1=0, INLEVEL0=1	7	-	-	$V_{RMS}$
		INLEVEL1=1, INLEVEL0=0	2.6	-	-	$V_{RMS}$
		INLEVEL1=1, INLEVEL0=1	9.5	-	-	$V_{RMS}$
$A_{IN\_0}$	Input stage gain	$(V_{AOUT} - V_{SVR}) / (V_{InP} - V_{inM})$ INLEVEL1=0, INLEVEL0=0, no compression	-4	-3	-2	dB
$A_{IN\_2}$		$(V_{AOUT} - V_{SVR}) / (V_{InP} - V_{inM})$ INLEVEL1=0, INLEVEL0=1, no compression	-15	-14	-13	dB
$A_{IN\_1}$		$(V_{AOUT} - V_{SVR}) / (V_{InP} - V_{inM})$ INLEVEL1=1, INLEVEL0=0 no compression	-6.3	-5.3	-4.3	dB
$A_{IN\_3}$		$(V_{AOUT} - V_{SVR}) / (V_{InP} - V_{inM})$ INLEVEL1=1, INLEVEL0=1, no compression	-17.6	-16.6	-15.6	dB
$V_{outH}$	AOUT output voltage swing	With respect to SVR, 10 K loading to a buffered version of SVR	2	-	-	V
$V_{outL}$	AOUT output swing	With respect to SVR, 10 K loading to a buffered version of SVR	-	-	-2	V
$AOUT_{THD}$	THD	$V_{in}=1\text{ Vrms}, f=20-20\text{ kHz},$ INLEVEL1=0, INLEVEL0=0, no compression	-	0.01	0.05	%
-	Output slew rate	$V_{in}=1\text{ KHz square wave, } 2\text{ Vpp,}$ INLEVEL1=0, INLEVEL0=0, no compression Time to transition from 10 % to 90 %	-	-	8	$\mu\text{s}$
-	AOUT clip detector	Duty cycle of the Clipping signal when there is 5 % distortion at the output of AOUT, $f=1\text{ kHz, }$ $R_L = 10\text{ kohm}$	15	-	25	%
$f_{-3\text{dB}}$	Frequency response	$V_{in}=1\text{ Vrms, }$ INLEVEL1=0, INLEVEL0=0	20	-	-	kHz
CMRR	Common mode rejection ratio	$V_{CM}=1\text{ V}_{RMS} @ 1\text{ kHz}$ CMRR= $A_{VDIFF}/A_{VCM}$ INLEVEL1=0, INLEVEL0=0 No compressor	47	-	-	dB

**Table 8. Input stage (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
CG	Common gain	$V_{CM}=1 \text{ V}_{\text{RMS}}$ @ 1 kHz INLEVEL1=0, INLEVEL0=0 No compressor	51	-	-	dB
		$V_{CM}=1 \text{ V}_{\text{RMS}}$ @ 1 kHz INLEVEL1=1, INLEVEL0=0 No compressor	51	-	-	dB
		$V_{CM}=1 \text{ V}_{\text{RMS}}$ @ 1 kHz INLEVEL1=0, INLEVEL0=1 No compressor	51	-	-	dB
		$V_{CM}=1 \text{ V}_{\text{RMS}}$ @ 1 kHz INLEVEL1=1, INLEVEL0=1 No compressor	51	-	-	dB
PSRR	Power supply rejection, $V_{sp}$ supply	freq < 10 kHz	60	80		dB
$V_{offset}$	Output offset	$V_{Offset}$ with respect to SVR $R_{in}=100 \text{ ohms}$ , Mute state	-4	0	+4	mV
Eno	Noise	Noise at output of this stage $f = 20-20 \text{ kHz}$ , $R_{input} = 100 \text{ ohm}$ A weighting	-	7	10	$\mu\text{V}_{\text{RMS}}$
<b>Gain compressor</b>						
-	Maximum attenuation	INLEVEL1 = 0, INLEVEL0 = 0	-21	-19	-17	dB
		INLEVEL1 = 0, INLEVEL0 = 1	-30	-28	-26	
		INLEVEL1 = 1, INLEVEL0 = 0	-25	-23	-21	
		INLEVEL1 = 1, INLEVEL0 = 1	-34	-32	-30	
-	Attenuation step size	INLEVEL1 = 0, INLEVEL0 = 0	0.5-0.25	0.5	0.5+ 0.25	dB
		INLEVEL1 = 0, INLEVEL0 = 1	0.44- 0.25	0.44	0.44+ 0.25	
		INLEVEL1 = 1, INLEVEL0 = 0	0.55- 0.25	0.55	0.55+ 0.25	
		INLEVEL1 = 1, INLEVEL0 = 1	0.48- 0.25	0.48	0.48+ 0.25	
-	Gain Change ZC comparator offset (in the diff. – S.E. block) offset	Observed at AOUT pin ZC crossing must be detected within 50mV of the actual zero crossing,	-80	-	80	mV
-	Gain Change ZC comparator offset (in the diff. – S.E. block) offset	Observed at InvOut pin ZC crossing must be detected	-220	-	+220	mV

**Table 8. Input stage (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
<b>Mute</b>						
-	Mute attenuation	Mute pin voltage = Dgnd Vin=1 Vrms	90	-	-	dB
-	Charge current	Mute Pin Voltage(57) = 1.5 V	-30%	100	+30%	µA
-	Discharge current	Mute Pin Voltage(57) = 1.5 V	-30%	100	+30%	µA
-	Mute threshold	Maximum voltage where we must be in complete mute	-	-	1.5	V
-	Unmute threshold	-	2.5	-	-	V
-	Mute to unmute transition voltage	-	0.2	0.3	0.44	V
-	Vol	IC in mute mode, FastMute=1 Iout=0	-	-	Digital GND + 0.1	V
-	Voh	IC in unmute, Iout=0	V <sub>DIGITAL-0.1</sub>	-	-	V
-	Fast mute Resistance	FASTMUTE =1 Vmutedpin =1.5 V	420	550	680	Ohm

#### 4.3.4 Oscillator

**Table 9. Oscillator**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
<b>Internal oscillator</b>						
$F_{PWM\_NOM}$	Switching frequency	PWM CLOCK=[0 1]	100K	120	140K	kHz
		PWM CLOCK=[1 0]	-	$F_{PWM\_NOM} \times 2$	-	
		PWM CLOCK=[0 0]	-	$F_{PWM\_NOM} / 2$	-	
$CLK_{DC}$	Duty cycle	-	48	50	52	%
$V_{CLK\_High}$	Maximum voltage level	Clock output high value Load = 20 kohm and 100 pF to buffered SVR	$V_{P25}-0.1$	-	$V_{P25}$	V
$V_{CLK\_Low}$	Minimum voltage level	Clock output low value Load = 20 kohm and 100 pF to buffered SVR	$V_{M25}-0.1$	-	$V_{M25}$	V
$V_{CLK-P-P}$	Peak-peak voltage	Load = 20 kohm and 100 pF to SVR	-10%	4.7	+10%	V
-	Dither cap charge current	Dither pin voltage = 2.5 V	$\pm 30\%$	100	$\pm 30\%$	$\mu A$
-	Dither cap discharge current	-	$\pm 30\%$	100	$\pm 30\%$	$\mu A$
-	Peak-peak dither voltage swing	-	1.4	1.6	1.7	V
-	Dither external clock determination	Voltage at the dither pin at to select external clock function	$VDIG-0.2$	-	-	V
-	No dither	Voltage at the dither pin at which no dither will occur	-	-	$VDGND+0.2$	V
-	Peak $F_{PWM}$ increase due to dither	$C_{dither} = 100 \text{ nF}$	+8	+10	+12	%
-	Peak $F_{PWM}$ decrease due to dither	$C_{dither} = 100 \text{ nF}$	-8	-10	-12	%
-	Triangular peak value	-	$VGND+1 \text{ V}$	-	$VDIG-1 \text{ V}$	-

### 4.3.5 Modulator

**Table 10. Modulator**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
<b>Integrator operational amplifier</b>						
Int_Voff	Input offset voltage	-	-2.5	-	+2.5	mV
Int_ibias	Input bias current	Guaranteed by design	-	-	500	nA
T <sub>off</sub>	Maximum duty cycle	V <sub>sp</sub> = 1.44V	-	-	1.1	μs

### 4.3.6 Gate drive and output stage control

**Table 11. Gate drive and output stage control**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
V <sub>OL_LSD</sub>	LSG low voltage	I <sub>sink</sub> = 0.5 A I <sub>sink</sub> = 20 mA	-	-	1.75 0.080	V
V <sub>OH_LSD</sub>	LSG high voltage	I <sub>source</sub> = 0.5 A I <sub>source</sub> = 20 mA	7 9.2	-	-	V
V <sub>OL_HSD</sub>	HSG low voltage	I <sub>sink</sub> = 0.5 A I <sub>sink</sub> = 20 mA	-	-	VSP-7 VSP-9.2	V
V <sub>OH_HSD</sub>	HSG high voltage	I <sub>source</sub> = 0.5 A I <sub>source</sub> = 20 mA	VSP- 1.75 VSP- 0.080	-	-	V
-	HSG low Z drive t <sub>delay</sub>	After a commutation	2	-	10	μs
-	LSG low Z drive t <sub>delay</sub>	After a commutation	2	-	10	μs
-	HSG HiZ sink current	V <sub>HSG</sub> =V <sub>SP</sub> t > 10 μs	-	-	150	mA
-	LSG HiZ source current	V <sub>LSG</sub> =V <sub>SM</sub> t > 10 μs	-	-	150	mA
<b>Overcurrent sensing</b>						
I <sub>limThresh</sub>	Range of I <sub>lim Trthresh</sub>	-	0.3	-	1.1	V
V <sub>ilim</sub>	V <sub>ilim</sub>	Engagement of the current limiting V <sub>limitThreshold</sub> = 1 V w.r.t. VM2p5	V <sub>lim</sub> * 3.0	-	V <sub>lim</sub> * 5.0	V
	V <sub>itrip</sub>	Start of cycle by cycle current limiting	-15%	V <sub>lim</sub> * 6.0	+15%	V
<b>Anti-shoot through</b>						
PV <sub>GS_ON</sub>	PFET gate voltage that will block NFET enhancement	-	-2.5	-	-	V
PV <sub>GS_OFF</sub>	PFET gate voltage that will allow NFET enhancement	-	-	-	-3.5	V

**Table 11. Gate drive and output stage control (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
NV <sub>GS_ON</sub>	NFET gate voltage that will block PFET enhancement	-	2.5	-	-	V
NV <sub>GS_OFF</sub>	NFET gate voltage that will allow PFET enhancement	-	-	-	3.5	V

### 4.3.7 Diagnostics

**Table 12. Diagnostics**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
<b>Turn-on diagnostics/ Power-up diagnostics</b>						
I <sub>TEST</sub>	Test current for short/open	-	-15 %	2.45/ (3*Riset)	+15 %	mA
		R <sub>i</sub> set = 56ohm	-15 %	15	+15 %	
-	R <sub>ISET</sub> allowed range	-	5.6	-	-	ohm
V <sub>LSSHRT</sub>	Short threshold to lower supply rail	-	-	-	-Vs +1	V
V <sub>NOP</sub>	Normal operation thresholds	-	-Vs+2	-	-Vs+5.5	V
-	Short to supply	-	-Vs+8	-	-	V
-	Shorted load	-	-	-	6	mV
-	Normal load	-	0.025	-	1	V
-	Open load	-	2	-	-	V
-	Test charge current	-	-30 %	10 µA	+30 %	µA
t <sub>TEST</sub>	Test time	-	60	80	100	ms
<b>Permanent diagnostics</b>						
V <sub>offACT</sub>	DC offset detected	-	±3	-	-	V
V <sub>offACT</sub>	DC offset not detected, normal operation allowed	-	-	-	±1.2	V
<b>Temperature</b>						
T <sub>WARN</sub>	Chip thermal warning	-	135	150	165	°C
T <sub>WH</sub>	Chip thermal warning hysteresis	-	3	5	7	-
T <sub>SH</sub>	Chip thermal shutdown	-	155	160	175	°C
-	Shutdown hysteresis	-	3	5	7	°C
T <sub>EW</sub>	External thermal warning	-	-10 %	V <sub>DIG</sub> *.4	+10 %	V
T <sub>EWH</sub>	External thermal warning hysteresis	-	Vdig*.0.30	-	Vdig*.0.044	V

**Table 12. Diagnostics (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
$T_{ES}$	External thermal shutdown	-	-15 %	$V_{DIG} * 0.36$	+15 %	V
$T_{ESH}$	External thermal shutdown hysteresis	-	$V_{dig}^* 0.032$	-	$V_{dig}^* 0.046$	V
<b>Supply current sense</b>						
$V_{SSenT}$	Supply sense trip voltage	-	16	20	25	mV
-	AOUT levels that allow sensing of supply current	-	-	-	3	V
-	Duration of AOUT under threshold to allow supply current sensing	-	-25 %	80	+25 %	ms
$I_{ssenp}$	Input bias current	-	200	-	700	$\mu$ A
$I_{ssenM}$	Input bias current	-	-500	-	500	nA

## 4.4 Voltage booster

**Table 13. Voltage booster**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
<b>Current mode control topology</b>						
$BST_{DCMAX}$	Max duty cycle	-	-	-	88	%
$BST_{DCMIN}$	Min duty cycle	-	0	-	-	%
$BSTREF$	$V_{ref}$	-	-8 %	2.5	+8 %	V
$IBIAS_{BSTREF}$	$V_{sense}$ input bias current	-	-200	-	200	nA
$V_{SENSE\_UL}$	$V_{sense}$ pin allowed voltage range	-	-0.6	-	58	V
$BSTVGain$	Voltage-error gain $\Delta$ Duty cycle/ $\Delta$ BSTVSense	-	0.4	0.8	1.2	% D.C. per mV
$BSTD_{NOM}$	Nominal duty cycle	-	55	-	65	% D.C.
$C_{sense\_UL}$	$C_{sense}$ pin allowed voltage range	-	-0.6	-	58	V
$C_{sense}$ gain	$C_{sense}$ gain $\Delta$ Duty cycle / $\Delta C_{sense}$	-	0.120	-	0.350	% D.C. per mV
$C_{sense}_{Trip}$	limit trip point	-	0.220	-	0.440	V
$T_{SS}$	Soft-start step period not yet tested (to be confirmed)	-	-	3	-	ms
-	Soft start steps	-	-	16	-	-

**Table 13. Voltage booster (continued)**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
$V_{OH\_BST}$	BST gate high voltage	$I_{source} = 0.5 \text{ A}$ $I_{source} = 20 \text{ mA}$	7 9.2	-	-	V
$V_{OL\_BST}$	BST gate low voltage	$I_{sink} = 0.5 \text{ A}$ $I_{sink} = 20 \text{ mA}$	-	-	1.75 V 0.080	V

#### 4.4.1 Digital to analog converter

**Table 14. Digital to analog converter**

Symbol	Parameters	Test conditions	Min.	Typ.	Max.	Units
-	Dynamic range at -60 dBFS	At output of analog filter -60dBFS input 1KHz sine tone	80	90	-	dB
-	Noise floor	At output of analog filter after > 25 ms of -97dBFS input 20-20 kHz flat	-	-	20	$\mu\text{V}$
-	THD+N at maximum useful input level	Input = -1.5 dBFS The DAC output is limited to prevent operation in regions of degraded DAC performance. This spec represents the performance at this maximum practical value	-	-	-60	dB
-	Silent Mute	Must engage after 25 mS of <-96 dbFS input signal	20		30	ms
-	Differential output voltage	Magnitude of -1.5 dBFS sine, 1 kHz	-10 %	2.1	+10 %	Vrms
-	Output resistance	-	1.8	2.5	3.0	$\text{k}\Omega$