

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










TDA7575B

2 x 75W multifunction dual-bridge power amplifier with integrated digital diagnostics

Features

- Multipower bcd technology
- MOSFET output power stage
- DMOS power output
- New high-efficiency (class AB)
- Single-channel 1Ω driving capability
- High output power capability 2x28 W/4 Ω @ 14.4 V, 1 kHz, 10 % THD
- Max. output power 2x75 W/2 Ω , 1x150 W/1 Ω
- \blacksquare Single-channel 1 Ω driving capability
- 84 W undistorted power
- Full I²C bus driving with 4 address possibilities:
 - Standby
 - Play/mute
 - Gain 12/26 dB
 - Full digital diagnostic (AC and DC loads)
- Possibility to disable the I²C bus
- Differential inputs
- Full fault protection
- DC offset detection
- Two independent short circuit protections
- Diagnostic on clipping detector with selectable threshold (2 % / 10 %)
- Clipping detector as diagnostic pin when I²C bus is disabled
- Standby/mute pins
- ESD protection



Description

The TDA7575B is a new MOSFET dual bridge amplifier specially intended for car radio applications. Thanks to the DMOS output stage the TDA7575B has a very low distortion allowing a clear powerful sound.

Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets. The dissipated output power under average listening condition is in fact reduced up to 50% when compared to the level provided by conventional class AB solutions.

This device is equipped with a full diagnostic array that communicates the status of each speaker through the I²C bus. The TDA7575B has also the possibility of driving loads down to 1Ω paralleling the outputs into a single channel. It is also possible to disable the I²C and control the TDA7575B by means of the usual standby and mute pins.

Table 1. Device summary

Order code	Package	Packing
TDA7575B	Flexiwatt27	Tube
TDA7575BPD	PowerSO36 (slug up)	Tube
TDA7575BPDTR	PowerSO36 (slug up)	Tape and reel

Contents TDA7575B

Contents

1	Bloc	k and pins diagrams	5
2	Elec	trical specifications	6
	2.1	Absolute maximum ratings	6
	2.2	Thermal data	6
	2.3	Electrical characteristics	6
3	Elec	trical characteristics curves	. 11
4	Арр	lication circuits	. 15
5	I2C I	bus interface	. 16
	5.1	Data validity	. 16
	5.2	Start and stop conditions	. 16
	5.3	Byte format	. 16
	5.4	Acknowledge	. 16
	5.5	1 W capability setting	. 17
	5.6	I2C abilitation setting	. 18
6	Soft	ware specifications	. 19
	6.1	Examples of bytes sequence	. 22
7	Diag	nostics functional description	. 23
	7.1	Turn-on diagnostic	. 23
	7.2	Permanent diagnostics	. 25
	7.3	Output DC offset detection	. 26
	7.4	AC diagnostic	. 26
	7.5	Multiple faults	. 27
	7.6	Faults availability	. 28
	7.7	I2C programming/reading sequences	. 28
8	Pack	rage information	. 29
9	Revi	sion history	. 31

TDA7575B List of tables

List of tables

Table 1.	Device summary	. 1
Table 2.	Absolute maximum ratings	. 6
Table 3.	Thermal data	. 6
Table 4.	Electrical characteristics	. 6
Table 5.	Address selection	19
	IB1	
	IB2	
	DB1	
Table 9.	DB2	21
	Double fault table for turn-on diagnostic	
Table 11.	Document revision history	31

List of figures TDA7575B

List of figures

Figure 1.	Block diagram	
Figure 2.	Pins connection diagram (top view)	
Figure 3.	Quiescent drain current vs. supply voltage	
Figure 4.	Output power vs. supply voltage	
Figure 5.	Output power vs. supply voltage	
Figure 6.	Output power vs. supply voltage	
Figure 7.	Distortion vs. output power	
Figure 8.	Distortion vs. output power	
Figure 9.	Distortion vs. output power	12
Figure 10.	Distortion vs. output power	12
Figure 11.	Distortion vs. output power	12
Figure 12.	Distortion vs. frequency	12
Figure 13.	Distortion vs. output voltage (LD mode)	
Figure 14.	Cross talk vs. frequency	
Figure 15.	Cross talk vs. frequency (LD mode)	
Figure 16.	CMRRR vs. frequency	
Figure 17.	Output attenuation vs. supply voltage (vs. dependent muting)	
Figure 18.	Output attenuation vs. mute pin voltage	
Figure 19.	Power dissipation vs. output power (4 Ω - SINE)	
Figure 20.	Power dissipation vs. output power (2 Ω - SINE)	
Figure 21.	Power dissipation vs. average output power (Audio program simulation, 4Ω)	
Figure 22.	Power dissipation vs. average output power (Audio program simulation, 2Ω)	
Figure 23.	ITU R-ARM frequency response, weighting filter for transient pop	
Figure 24.	Application circuit (TDA7575B)	
Figure 25.	Application circuit (TDA7575BPD)	
Figure 26.	Data validity on the I2C bus	
Figure 27.	Timing diagram on the I2C bus	
Figure 28.	Timing acknowledge clock pulse	
Figure 29.	Turn-on diagnostic: working principle	
Figure 30.	SVR and output behavior - case 1: without turn-on diagnostic	
Figure 31.	SVR and output pin behavior - case 2: with turn-on diagnostic	
Figure 32.	Short circuit detection thresholds	
Figure 33.	Load detection thresholds - high gain setting	
Figure 34.	Load detection thresholds - high gain setting	
Figure 35.	Restart timing without diagnostic enable (permanent)	
Figure 36.	Restart timing with diagnostic enable (permanent)	
Figure 37.	Current detection high: load impedance Z vs. output peak voltage	
Figure 38.	Current detection low: load impedance IZI vs. output peak voltage	
Figure 39.	PowerSO36 (slug up) mechanical data and package dimensions	
Figure 40.	Flexiwatt27 (vertical) mechanical data and package dimensions	30

Block and pins diagrams

Figure 1. **Block diagram**





Figure 2. Pins connection diagram (top view)



2 Electrical specifications

2.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{op}	Operating supply voltage	18	V
V _S	DC supply voltage	28	V
V _{peak}	Peak supply voltage (for t = 50 ms)	50	V
V _{CK}	CK pin voltage	6	V
V _{DATA}	Data pin voltage	6	V
Io	Output peak current (not repetitive t = 100 ms)	8	Α
Io	Output peak current (repetitive f > 10 Hz)	6	Α
P _{tot}	Power dissipation T _{case} = 70 °C	86	W
T _{stg} , T _j	Storage and junction temperature	-55 to 150	°C

2.2 Thermal data

Table 3. Thermal data

Symbol	nbol Parameter		Flexiwatt 27	Unit
R _{th j-case}	Thermal resistance junction-to-case Max	1	1	°C/W

2.3 Electrical characteristics

 V_S = 14.4 V; f = 1 kHz; R_L = 4 $\Omega;$ T_{amb} = 25 °C unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Power an	Power amplifier					
V _S	Supply voltage range	-	8	-	18	V
I _d	Total quiescent drain current	-	50	130	200	mA
	P _o Output power	Max. power ⁽¹⁾	35	40	-	W
P.		THD = 10 % THD = 1 %; BTL mode	25	28 22		W
P ₀		$R_L = 2 \Omega$; THD 10 % $R_L = 2 \Omega$; THD 1 % $R_L = 2 \Omega$; Max. power ⁽¹⁾	45 70	50 37 75	-	W

 Table 4.
 Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
P _o	Output power	Single channel configuration (1 Ω pin > 2.5 V); R _L = 1 Ω ; THD 3 % Max. power ⁽¹⁾	80 140	84 150	-	w
		P_o = 1-12 W; STD mode HE mode; P_o = 1-2 W HE mode; P_o = 4-8 W	-	0.03 0.03 0.5	0.1 0.1	%
THD	Total harmonic distortion	P _o = 1-12 W, f = 10 kHz	-	0.15	0.5	%
1110	Total Harmonic distortion	R _L = 2; HE mode; P _o = 3 W	-	0.03	0.5	%
		Single channel configuration (1 Ω pin > 2.5 V); R _L = 1; P _o = 4-30 W	-	0.02	0.1	%
C _T	Cross talk	$R_g = 600 \Omega; P_0 = 1 W$	60	75	-	dB
R _{IN}	Input impedance	-	60	100	130	kΩ
G _{V1}	Voltage gain 1 (default)	-	25	26	27	dB
∆G _{V1}	Voltage gain match 1	-	-1	0	1	dB
G _{V2}	Voltage gain 2	-	11	12	13	dB
∆G _{V2}	Voltage gain match 2	-	-1	0	1	dB
E _{IN1}	Output noise voltage gain 1	$R_g = 600 \ \Omega; \ G_v = 26 \ dB$ filter 20 to 22 kHz	-	40	60	μV
E _{IN2}	Output noise voltage gain 2	$R_g = 600 \Omega$; $G_v = 12d B$ filter 20 to 22 kHz	-	15	25	μV
SVR	Supply voltage rejection	$f = 100 \text{ Hz to } 10 \text{ kHz}; V_r = 1 \text{ Vpk};$ $R_g = 600 \Omega$	50	60	-	dB
BW	Power bandwidth	(-3 dB)	100	-	-	KHz
A _{SB}	Standby attenuation	-	90	100	-	dB
I _{SB}	Standby current consumption	V _{st-by} = 0 V	-	2	10	μΑ
A _M	Mute attenuation	-	80	90		dB
V _{OS}	Offset voltage	Mute and play	-45	0	45	mV
V _{AM}	Min. supply mute threshold	-	7	7.5	8	V
CMRR	Input CMRR	$V_{CM} = 1 \text{ Vpk-pk}; R_g = 0 \Omega$	56	60		dB
V _{MC}	Maximum common mode input level	f = 1 kHz	-	-	1	Vrms
SR	Slew rate	-	1.5	4	-	V/μs
ΔV _{OS}	During mute on/off output offset voltage	ITU R-ARM weighted	-10	-	+10	mV
Av OS	During standby on/off output offset voltage	see Figure 23	-10	-	+10	mV

Table 4. **Electrical characteristics (continued)**

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
T _{ON}	Turn on delay	D2 (IB1) 0 to 1	-	15	40	ms
T _{OFF}	Turn off delay	D2 (IB1) 1 to 0	-	15	40	ms
V _{OFF}	Standby pin for standby	-	0	-	1.5	V
V_{SB}	Standby pin for standard bridge	-	3.5	-	5	V
V_{HE}	Standby pin for high-efficiency	-	7	-	18	V
	Standby pin current	1.5 < V _{st-by/HE} < 18 V	7	160	200	μΑ
I _O	Standby pin current	V _{st-by} < 1.5 V	-10	0	10	μΑ
V _m	Mute pin voltage for mute mode	-	0	-	1.5	V
V _m	Mute pin voltage for play mode	-	3.5	-	18	V
I _m	Mute pin current (standby)	V _{mute} = 0 V, V _{st-by} < 1.5V	-5	0	5	μΑ
I _m	Mute pin current (operative)	0 V < V _{mute} < 18 V, V _{st-by} > 3.5 V	-	65	100	μΑ
V _{I2C}	I ² C pin voltage for I ² C disabled	-	0	-	1.5	V
V _{I2C}	I ² C pin voltage for I ² C enabled	-	2.5	-	18	V
I ² C	I ² C pin current (standby)	$0V < I^2C EN < 18V, V_{stby} < 1.5V$	-5	0	5	μΑ
I ² C	I ² C pin current (operative)	I ² C EN <18V, V _{st-by} >3.5V	7	11	15	μΑ
$V_{1\Omega}$	1 Ω pin voltage for 2ch mode	-	0	-	1.5	V
$V_{1\Omega}$	1 Ω pin voltage for 1 Ω mode	-	2.5	-	18	V
$I_{1\Omega}$	1 Ω pin current (standby)	0 V < 1 Ω <18 V, V _{s-tby} < 1.5 V	-5	0	5	μΑ
$I_{1\Omega}$	1 Ω pin current (operative)	1 Ω < 18 V, V _{st-by} > 3.5 V	7	11	15	μΑ
La	A min walta na	Low logic level	0	-	1.5	V
На	A pin voltage	High logic level	2.5	-	18	V
la	A pin current (standby)	0V < A < 18V , V _{stby} < 1.5 V	-5	0	5	μΑ
la	A pin current (operative)	A<18V, V _{st-by} > 3.5V	7	11	15	μΑ
Lb	D. min. contto ma	Low logic level	0	-	1.5	V
Hb	B pin voltage	High logic level	2.5	-	18	V
lb	B pin current (standby)	0 V < B < 18 V, V _{s-tby} < 1.5 V	-5	0	5	μΑ
lb	B pin current (operative)	B < 18 V, V _{st-by} > 3.5 V	7	11	15	μΑ
T _W	Thermal warning	-	-	150	-	°C
T _{Pl}	Thermal protection intervention	-	-	170	-	°C
I _{CDH}	Clip pin high leakage current	CD off, 0 V < V _{CD} < 5.5 V	-15	0	15	μΑ
I _{CDL}	Clip pin low sink current	CD on; V _{CD} < 300 mV	1			mA
	0" 1 1 TUB 1	D0 (IB1) = 0	0.8	1.3	2.5	%
CD	Clip detect THD level	D0 (IB1) = 1	5	10	15	%

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Turn-on c	liagnostics (Power amplifier mo	ode)				
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power amplifier in standby condition	-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to VS)	-	V _s -0.9	-	-	V
Pnop	Normal operation thresholds.(within these limits, the output is considered without faults).	-	1.8	-	V _s -1.5	V
Lsc	Shorted load det.	-	-	-	0.5	Ω
Lop	Open load det.	-	130	-	-	Ω
Lnop	Normal load det.	-	1.5	-	70	Ω
Turn-on c	liagnostics (Line driver mode)					
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)		-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the Output is considered in Short Circuit to VS)		V _s -0.9	-	-	V
Pnop	Normal operation thresholds.(within these limits, the output is considered without faults).	Power amplifier in standby	1.8	-	V _s -1.5	V
Lsc	Shorted load det.		-	-	1.5	Ω
Lop	Open load det.		400	-	-	Ω
Lnop	Normal load det.		4.5	-	200	Ω
Permane	nt diagnostics (Power amplifier	mode or line driver mode)				
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power amplifier in Mute or Play condition, one or more short circuits protection activated	-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the Output is considered in Short Circuit to VS)	-	V _s - 0.9	-	-	V
Pnop	Normal operation thresholds.(Within these limits, the Output is considered without faults).	-	1.8	-	V _s -1.5	V
Loo	Shorted load det	Pow. amp. mode	-	-	0.5	Ω
Lsc	Shorted load det.	Line driver mode	-	-	1.5	Ω

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _O	Offset detection	Power amplifier in play condition AC input signals = 0	±1.5	±2	±2.5	V
I _{NLH}	Normal load current detection	$V_O < (V_S - 5)pk IB2 (D0) = 0$	500	-	-	mA
I _{NLL}	Normal load current detection	V _O < (V _S - 5)pk IB2 (D0) = 1	250	-	-	mA
I _{OLH}	Open load current detection	$V_O < (V_S - 5)pk IB2 (D0) = 0$	-	-	250	mA
I _{OLL}	Open load current detection	V _O < (V _S - 5)pk IB2 (D0) =1	-	-	125	mA
I ² C bus in	nterface					
f _{SCL}	Clock frequency	-	-	-	400	kHz
V _{IL}	Input low voltage	-	-	-	1.5	V
V _{IH}	Input high voltage	-	2.3	-	-	V

^{1.} Saturated sqare wave output.

3 Electrical characteristics curves

Figure 3. Quiescent drain current vs. supply Figure 4. Output power vs. supply voltage voltage




Figure 5. Output power vs. supply voltage

Figure 6. Output power vs. supply voltage





Figure 7. Distortion vs. output power

Figure 8. Distortion vs. output power



577

Figure 9. Distortion vs. output power

Figure 10. Distortion vs. output power




Figure 11. Distortion vs. output power

Figure 12. Distortion vs. frequency





Figure 13. Distortion vs. output voltage (LD mode)


Figure 14. Cross talk vs. frequency



12/32 Doc ID 14103 Rev 3

Figure 15. Cross talk vs. frequency (LD mode)


Figure 16. CMRRR vs. frequency




CMRR (dB) -40 Vcm=1 Vpp -50 -60 -70 10 100 1000 10000 f (Hz)

Figure 17. Output attenuation vs. supply voltage (vs. dependent muting)


Figure 18. Output attenuation vs. mute pin voltage





(4 Ω - SINE)

Figure 19. Power dissipation vs. output power Figure 20. Power dissipation vs. output power (2 Ω - SINE)







Figure 21. Power dissipation vs. average output power (Audio program simulation, 4Ω)

Figure 22. Power dissipation vs. average output power (Audio program simulation, 2Ω)







Figure 23. ITU R-ARM frequency response, weighting filter for transient pop



14/32 Doc ID 14103 Rev 3

TDA7575B Application circuits

4 Application circuits

Figure 24. Application circuit (TDA7575B)





Figure 25. Application circuit (TDA7575BPD)



I2C bus interface TDA7575B

5 I²C bus interface

Data transmission from microprocessor to the TDA7575B and vice versa takes place through the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

5.1 Data validity

As shown by *Figure 26*, the data on the SDA line must be stable during the high period of the clock.

The high and low state of the data line can only change when the clock signal on the SCL line is low.

5.2 Start and stop conditions

As shown by *Figure 27* a start condition is a high to low transition of the SDA line while SCL is high.

The stop condition Is A Low To High Transition of the SDA line while SCL is high.

5.3 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

5.4 Acknowledge

The transmitter^(*) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see *Figure 28*). The receiver^(**) the acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.


(*) Transmitter

- = master (µP) when it writes an address to the TDA7575B
- = slave (TDA7575B) when the μP reads a data byte from TDA7575B

(**) Receiver

- = slave (TDA7575B) when the μP writes an address to the TDA7575B
- = master (μ P) when it reads a data byte from TDA7575B


Figure 26. Data validity on the I²C bus



TDA7575B I2C bus interface

Figure 27. Timing diagram on the I²C bus

Figure 28. Timing acknowledge clock pulse



5.5 1 Ω capability setting

It is possible to drive 1Ω load paralleling the outputs into a single channel.

In order to implement this feature, outputs are to be connected on the board as follows:

- OUT1+ (pin 35 and pin 36) shorted to OUT2+ (pin 19 and pin 20)
- OUT1- (pin 28 and pin 29) shorted to OUT2- (pin 26 and pin 27).

It is recommended to minimize the impedance on the board between OUT2 and the load in order to minimize THD distortion. It is also recommended to control the maximum mismatch impedance between V_{CC} pins (pin 21/pin 22 respect to pin 33/pin 34) and between PWGND pins (pin 24/pin 25 respect to pin 30/pin 31), mismatch that must not exceed a value of 20 m Ω .

With 1 Ω feature settled the active input is IN2 (pin 17 and pin 18), therefore IN1 pins should be let floating.

It is possible to set the load capability acting on 1 Ω pin as follows:

1 Ω pin (pin 15) < 1.5 V: two channels mode (for a minimum load of 2 Ω)

1 Ω pin (pin 15) > 2.5 V: one channel mode (for 1 Ω load).

It is to remember that 1

Ohm function is a hardware selection.

Therefore it is recommended to leave 1Ω pin floating or shorted to GND to set the two channels mode configuration, or to short 1Ω pin to V_{CC} to set the one channel (1Ω) configuration.

I2C bus interface TDA7575B

5.6 I²C abilitation setting

It is possible to disable the I²C interface by acting on I²C pin (pin 16) and control the TDA7575B by means of the usual standby and mute pins. In order to activate or deactivate this feature, I²C pin must be set as follows:

- I²C pin (pin 16) < 1.5V: I²C bus interface deactivated
- I²C pin (pin 16) > 2.5V: I²C bus interface activated

It is also possible to let I^2C pin floating to deactivate the I^2C bus interface, or to short I^2C pin to V_{CC} to activate it.

In particular:

- I²C enabled: I²C pin (pin 16) > 2.5 V
 - STD mode: V_{st-by} (pin 5) > 3.5 V, IB2(D1)=0
 - HE mode: V_{st-by} (pin 5) > 3.5 V, IB2(D1)=1
 - Play mode: V_{mute} (pin 4) >3.5 V, IB1 (D2) = 1

The amplifier can always be switched off by putting V_{st-by} to 0V , but with I^2C enabled it can be turn on only through I^2C (with $V_{st-by} > 3.5$ V).

- I²C disabled: I²C pin (pin 16) < 1.5 V
 - STD mode: 3.5V < standby (pin 5) < 5
 - HE mode: V_{stbv} (pin 5) > 7 V
 - Play mode: V_{mute} (pin 4) > 3.5 V

For both STD and HE mode the play/mute mode can be set acting on V_{mute} pin.

When I^2C bus is disabled, when a fault is detected pin 14 (CD-OUT) is pulled down by the internal logic circuitry. The faults detected are the short circuit to ground, to V_{CC} and across the load (after an aver current detection).

6 Software specifications

All the functions of the TDA7575B are activated by $\ensuremath{\text{I}}^2\text{C}$ interface.

The bit 0 of the "Address Byte" defines if the next bytes are write instruction (from μP to TDA7575B) or read instruction (from TDA7575B to μP).

Table 5. Address selection

Bit	Address
A6	1
A 5	1
A4	0
А3	1
A2	0
A1	В
A0	A
R/W	X

If R/W = 0, the μP sends 2 "instruction bytes": IB1 and IB2.

Table 6. IB1

Bit	Instruction decoding bit
D7	0
D6	Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0)
D5	Offset detection enable (D5 = 1) Offset detection defeat (D5 = 0)
D4	Gain = 26 dB (D4 = 0) Gain = 12 dB (D4 = 1)
D3	0
D2	Mute (D2 = 0) Unmute (D2 = 1)
D1	0
D0	CD 2% (D0 = 0) CD 10% (D0 = 1)

Table 7. IB2

Bit	Instruction decoding bit
D7	0
D6	0
D5	0
D4	Standby on - Amplifier not working - $(D4 = 0)$ Standby off - Amplifier working - $(D4 = 1)$
D3	Power amplifier mode diagnostic (D3 = 0); Line driver mode diagnostic (D3 = 1)
D2	Current detection diagnostic enabled (D2 = 1) Current detection diagnostic defeat (D2 = 0)
D1	Power amplifier working in standard mode (D1 = 0) Power amplifier working in high efficiency mode (D1 = 1)
D0	Current detection threshold high (D7 =0) Current detection threshold low (D7 =1)

If R/W = 1, the TDA7575B sends 2 "Diagnostics Bytes" to $\mu P \colon DB1$ and DB2.

Table 8. DB1

Bit	Instruction decoding bit							
D7	Thermal warming (if Tchip ≥ 150°C, D7 = 1)							
D6	Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1)							
D5	Channel 1 current detection IB2 (D0) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0) Channel LF current detection IB2 (D0) = 1 Output peak current < 125 mA - Open load (D5 = 0) Output peak current > 250 mA - Normal load (D5 = 0)							
D4	Channel 1 Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)							
D3	Channel 1 Normal load (D3 = 0) Short load (D3 = 1)							
D2	Channel 1 Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)							
D1	Channel 1 No short to V_{cc} (D1 = 0) Short to V_{cc} (D1 = 1)							
D0	Channel 1 No short to GND (D1 = 0) Short to GND (D1 = 1)							

Table 9. DB2

Bit	Instruction	decoding bit
D7	Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1)	
D6	Current sensor not activated (D6 = 0) Current sensor activated (D6 = 1)	
D5	Channel LR Current detection IB2 (D0) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LR Current detection IB2 (D0) = 1 Output peak current < TBD mA - Open load (D5 = 1) Output peak current > TBD mA - Normal load (D5 = 0)
D4	Channel 2 Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	
D3	Channel 2 Normal load (D3 = 0) Short load (D3 = 1)	
D2	Channel 2 Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	
D1	Channel 2 No short to V_{cc} (D1 = 0) Short to V_{cc} (D1 = 1)	
D0	Channel 2 No short to GND (D1 = 0) Short to GND (D1 = 1)	

6.1 Examples of bytes sequence

1 - Turn-on diagnostic - Write operation

2 - Turn-on diagnostic - Read operation

Start Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	STOP	
--------------------------------	-----	-----	-----	-----	-----	------	--

The delay from 1 to 2 can be selected by software, starting from T.B.D. ms

3a - Turn-on of the power amplifier with mute on, diagnostic defeat.

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
		X000XXXX		XXX1XX1X			

3b - Turn-off of the power amplifier

Start	art Address byte with D0 = 0		IB1	ACK	IB2	ACK	STOP
			X0XXXXXX		XXX0XXXX		

4 - Offset detection procedure enable

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
		XX1XX1XX		XXX1XXXX			

5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4).

	` `	<u> </u>	· ·				
Start	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	STOP

- The purpose of this test is to check if a D.C. offset (2 V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins.
- The delay from 4 to 5 can be selected by software, starting from T.B.D. ms

7 Diagnostics functional description

7.1 Turn-on diagnostic

It is activated at the turn-on (stand-by out) under I²C bus request. Detectable output faults are:

- Short to GND
- Short TO Vs
- Short across the speaker
- Open speaker

To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (*Figure 29*) is internally generated, sent through the speaker(s) and sunk back. The Turn On diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I²C reading).

If the "stand-by out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (power stage still in stand-by mode, low, outputs = high impedance).

Afterwards, when the Amplifier is biased, the PERMANENT diagnostic takes place. The previous Turn On state is kept until a short appears at the outputs.





Fig. *Figure 30* and *Figure 31* show SVR and OUTPUT waveforms at the turn-on (stand-by out) with and without Turn-on diagnostic.



57





Figure 31. SVR and output pin behavior - case 2: with turn-on diagnostic


The information related to the outputs status is read and memorized at the end of the current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for short to GND / Vs the fault-detection thresholds remain unchanged from 26 dB to 12 dB gain setting. They are as follows:

Figure 32. Short circuit detection thresholds




Concerning short across the speaker / open speaker, the threshold varies from 26 dB to 12 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 26 dB gain are as follows:

Figure 33. Load detection thresholds - high gain setting



If the line-driver mode (Gv= 12 dB and line driver mode diagnostic = 1) is selected, the same thresholds will change as follows:

Figure 34. Load detection thresholds - high gain setting



24/32 Doc ID 14103 Rev 3

7.2 Permanent diagnostics

Detectable conventional faults are:

- Short to GND
- Short to Vs
- Short across the speaker

The following additional features are provided:

Output offset detection

The TDA7575B has 2 operating statuses:

- RESTART mode. The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (fig. 30). Restart takes place when the overload is removed.
- 2. DIAGNOSTIC mode. It is enabled via I²C bus and self activates if an output overload (such to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (fig. 31):
 - To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns back active.
 - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started.
 - After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I²C reading. This is to ensure continuous diagnostics throughout the carradio operating time.
 - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over than half a second is recommended).

Figure 35. Restart timing without diagnostic enable (permanent) each 1ms time, a sampling of the fault is done




Figure 36. Restart timing with diagnostic enable (permanent)

