

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










Highly integrated tuner for AM/FM car radio

Features

- Fully integrated VCO for world tuning
- High performance PLL for fast RDS system
- AM/FM mixers with high image rejection
- Integrated AM-LNA and AM-PINDIODE
- Automatic self alignment for preselection and image rejection
- Digital IF signal processing, high performance and drift-free
- Integrated IF-filters with high selectivity, high dynamic range and adaptive bandwidth control
- RDS demodulation with group and block synchronization
- High performance stereodecoder with noiseblanker
- I²C/SPI bus controlled
- Single 5 V supply
- LQFP64 package

Description

The TDA7705 highly integrated tuner (HIT) is a new generation of high performance tuners for carradio applications.



It contains mixers and IF amplifiers for AM and FM, fully integrated VCO and PLL synthesizer, IF-processing including adaptive bandwidth control, stereo decoder and RDS decoder on a single chip.

The utilization of digital signal processing results in numerous advantages against today's tuners: very low number of external components, very small space occupation and easy application, very high selectivity due to digital filters, high flexibility by software control and automatic alignment.

Table 1. Device summary

Order code	Package	Packing		
TDA7705	LQFP64 (10x10x1.4mm)	Tray		
TDA7705TR	LQFP64 (10x10x1.4mm)	Tape and reel		

Contents TDA7705

Contents

1	Bloc	k diagra	am and pins description	6
	1.1	Block o	diagram	6
	1.2	Pin des	scription	7
2	Fund	ction de	scription	. 10
	2.1	FM - m	nixers	. 10
	2.2	FM - A	GC	. 10
	2.3	AM - LI	NA	. 10
	2.4	AM - A	GC	. 10
	2.5	AM - m	nixers	. 10
	2.6	IF A/D	converters	. 11
	2.7	Audio [D/A converters	. 11
	2.8	VCO .		. 11
	2.9	PLL		. 11
	2.10	Crystal	l oscillator	. 11
	2.11	DSP .		. 11
	2.12	IO inter	rface pins	. 12
	2.13	Serial i	nterface	. 12
		2.13.1	Serial interface choice / boot mode	12
		2.13.2	I ² C bus protocol	
		2.13.3	SPI bus protocol	14
3	Elec	trical sp	pecifications	. 16
	3.1	Absolu	te maximum ratings	. 16
	3.2		al data	
	3.3		al key parameters	
	3.4	Electric	cal characteristics	. 17
		3.4.1	FM - section	17
		3.4.2	AM - section	18
		3.4.3	VCO	19
		3.4.4	Phase locked loop	19
		3.4.5	Tuning DAC	19

Pack	age info	ormation	. 40
6.2	Applica	ation schematic example with SPI-bus and tuned preselection	. 39
6.1			
• •			
	5.2.3	High cut control	37
5.2			
		-	
	5.1.4	Stereo blend	
	5.1.3	Adjacent channel mute	
	5.1.2	Soft mute	33
	5.1.1	Dynamic channel selection filter (DISS)	33
5.1	FM IF-	processing	. 33
Weal	k signal	processing	. 33
Fron	t-end p	rocessing	. 30
	3.5.5	WX overall system performance	29
	3.5.4	AM SW overall system performance	
	3.5.3	AM LW overall system performance	27
	3.5.2	AM MW overall system performance	25
	3.5.1	FM overall system performance	23
3.5	Overal	System performance	. 23
	3.4.11	Warning	22
	3.4.10	SPI interface	22
	3.4.9	I ² C interface	21
	3.4.8	IO interface pins	20
	3.4.7	Audio DAC	20
	3.4.6	IF ADC	19
	Fron Weal 5.1 5.2 Appl 6.1	3.4.7 3.4.8 3.4.9 3.4.10 3.4.11 3.5 Overal 3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 Front-end pr Weak signal 5.1 FM IF- 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.2 AM IF- 5.2.1 5.2.2 5.2.3 Application 6.1 Basic a	3.4.8 IO interface pins 3.4.9 I ² C interface 3.4.10 SPI interface 3.4.11 Warning 3.5 Overall system performance 3.5.1 FM overall system performance 3.5.2 AM MW overall system performance 3.5.3 AM LW overall system performance 3.5.4 AM SW overall system performance 3.5.5 WX overall system performance 3.5.5 WX overall system performance Front-end processing Weak signal processing 5.1 FM IF-processing 5.1.1 Dynamic channel selection filter (DISS) 5.1.2 Soft mute 5.1.3 Adjacent channel mute 5.1.4 Stereo blend- 5.1.5 High cut control 5.1.6 Stereo decoder 5.2 AM IF-processing 5.2.1 Channel selection filter 5.2.2 Soft mute 5.2.3 High cut control Application schematics 6.1 Basic application schematic

List of tables TDA7705

List of tables

Table 1.	Device summary	
Table 2.	Pin description	
Table 3.	Boot mode pin configuration	13
Table 4.	Absolute maximum ratings	16
Table 5.	Thermal data	16
Table 6.	General key parameters	16
Table 7.	FM - section	17
Table 8.	AM - section	18
Table 9.	VCO	19
Table 10.	Phase locked loop	19
Table 11.	Tuning DAC	19
Table 12.	IF ADC	19
Table 13.	Audio DAC	20
Table 14.	IO interface pins	20
Table 15.	I ² C interface	21
Table 16.	SPI interface	22
Table 17.	FM overall system performance	23
Table 18.	AM MW overall system performance	25
Table 19.	AM LW overall system performance	27
Table 20.	AM SW overall system performance	28
Table 21.	WX overall system performance	29
Table 22.	Register 0x00	30
Table 23.	Register 0x01	31
Table 24.	Register 0x02	31
Table 25.	Register 0x05	32
Table 26.	Dynamic channel selection filter (DISS)	33
Table 27.	Soft mute	33
Table 28.	Adjacent channel mute	34
Table 29.	Stereo blend	34
Table 30.	High cut control	35
Table 31.	De-emphasis filter	36
Table 32.	Stereo decoder	
Table 33.	Channel selection filter	36
Table 34.	Soft mute	36
Table 35.	High cut control	37
Table 36.	Document revision history	41


TDA7705 List of figures

List of figures

Figure 1.	Functional block diagram	6
Figure 2.	Pin connection (top view)	7
Figure 3.	I ² C "write" sequence	13
Figure 4.	I ² C "read" sequence	14
Figure 5.	SPI modes	15
Figure 6.	SPI "write" sequence	15
Figure 7.	SPI "read" sequence	15
Figure 8.	I ² C bus timing diagram	21
Figure 9.	SPI bus timing diagram	22
Figure 10.	FM input set-up	23
Figure 11.	AM MW input set up	25
Figure 12.	AM LW input set-up	27
Figure 13.	AM SW input set-up	28
Figure 14.	WX input set-up	29
Figure 15.	FM wide-band application / I ² C control	38
Figure 16.	Example of FM tuned (narrow-band) application / SPI control	39
Figure 17.	LQFP64 (10x10x1.4mm) mechanical data and package dimensions	40

Block diagram and pins description

1 Block diagram





1.2 Pin description

Figure 2. Pin connection (top view)




Table 2. Pin description

Pin #	Pin name	Function
1	LF1	PLL loopfilter output
2	PLLTEST	PLL test output / GPO
3	DAC	FM tuning DAC output
4	TCAGCFM	FM AGC time constant
5	FMMIX1dec	FM mixer decoupling
6	FMIX1in	FM mixer input 1
7	FMIX2in	FM mixer input 2
8	GND-RF	RF Ground
9	FMPINDRV	FM AGC PIN diode driver
10	VCC-RF	5V supply for RF section
11	TCAM	AM AGC time constant
12	AMPINDRV	AM AGC external PIN diode driver
13	PINDdec	AM AGC internal PIN diode decoupling
14	PINDin	AM AGC internal PIN diode input
15	GND-LNA	AM LNA and internal PIN diode GND
16	LNAin	AM LNA input

Table 2. Pin description (continued)

Pin #	Pin name	Function
17	LNAdec	AM LNA decoupling
18	LNAout	AM LNA output first stage
19	LNAin2	AM LNA input 2 nd stage
20	LNAout2	AM LNA output
21	LNAdec2	AM LNA decoupling 2 nd stage
22	AMMIXin2	AM mixer input 2
23	AMMIXin1	AM mixer input 1
24	AMMIXdec	AM mixer decoupling
25	GND-IF	IF and Vref GND
26	VREF165	1.65V reference voltage decoupling
27	VREFdec	3.3V reference voltage decoupling
28	GND-DIG	Digital GND
29	VCC-DIG	5V supply for digital logic
30	VCCreg1V2	VCC of 1.2V regulator
31	REG1V2	1.2V regulator output
32	VDD-3V3	3.3V VDD output / decoupling
33	GND-3V3	3.3V VDD GND
34	SPI_CS	SPI chip select
35	SPI_MISO	SPI Data output
36	SDA / SPI_MOSI	I ² C bus data / SPI data input
37	SCL / SPI_CLK	I ² C bus Clock / SPI clock
38	VDD-1V2	1.2V DSP supply
39	RDSINT	RDS interrupt
40	GPIO3	Reserved
41	GPIO2	Reserved
42	GPIO 1	Reserved
43	GPIO 0	Reserved
44	MODE	For debug purpose only, connected to GND
45	RSTN	Reset pin (active low)
46	TEST	Test input
47	VDD-1V2	1.2V DSP supply
48	GND-1V2	Digital GND for 1.2V VDD
49	VCC-DAC	5V supply of audio DAC
50	OSCout	Xtal osc output
51	OSCin	Xtal osc input

Table 2. Pin description (continued)

Pin #	Pin name	Function
52	GND-DAC	Audio DAC GND
53	DACoutL	Audio output left
54	DACoutR	Audio output right
55	GND-IFADC	IF ADC GND
56	LIFrefL	IF ADC reference low
57	LIFrefH	IF ADC reference high
58	VCC-IFADC	5V supply of IF ADC
59	VCC-PLL	5V supply of PLL
60	GND-PLL	PLL GND
61	VCO-dec	VCO decoupling
62	LFref	Loopfilter reference
63	VCC-VCO	5V supply of VCO
64	GND-VCO	VCO GND

Function description TDA7705

2 Function description

2.1 FM - mixers

The image-rejection mixer has two FM inputs, selectable through software. These inputs feed stages with different gains, noise figures, and IIP3. They are optimized for best performance in case of a passive tuned prestage and for a passive fixed bandpass without tuning for low-cost application respectively.

The second input offers also the possibility of an easy addition of a weather-band preselection filter.

The input frequency is downconverted to low IF with high image rejection.

The tuned application is supported by an 8-bit tuning DAC. The alignment of the DAC is performed automatically.

2.2 FM - AGC

The programmable RFAGC senses the mixer input whereas the IFAGC senses the IFADC input to avoid overload.

The PIN diode driver is able to drive external PIN diodes with a current value as high as 15mA.

The time constant of the FM-AGC is defined by an external capacitor.

2.3 AM - LNA

The AM-LNA is integrated with low noise and high IIP2 and IIP3. The gain of the LNA is controlled by the AGC. The maximum gain is set with an external resistor, typically 26 dB with 1 k Ω .

2.4 AM - AGC

The programmable AM-RF-AGC senses the mixer inputs and controls the internal PIN diode and LNA gain.

First the LNA gain is reduced by about 10dB, then the PIN diodes are activated to attenuate the signal.

The time constant of the AM-AGC is defined with an external capacitor and programmable internal currents.

2.5 AM - mixers

The image-rejection mixer has two AM inputs selectable via software. It easily supports low-cost applications for extended frequency bands like SW, DRM.

The input frequency is converted to low IF with high image rejection.

2.6 IF A/D converters

A high performance IQ-IFADC converts the IF-signal to digital IF for subsequent digital signal processing.

2.7 Audio D/A converters

A stereo DAC provides the left / right audio signals after IF-processing and stereodecoding by the DSP.

2.8 VCO

The VCO is fully integrated without any external tuning component. It covers all FM frequency bands including EU, US, Japan, EastEU, Weatherband and AM-bands including LW, MW, SW.

2.9 PLL

The high speed tuning PLL is able to settle within about 300 µs for fast RDS applications.

The frequency step can be as low as 5 kHz in FM and 500 Hz in AM.

2.10 Crystal oscillator

The device works with a 37.05 MHz fundamental tone crystal, and can be used also with a $3^{\rm rd}$ overtone 37.05 MHz crystal.

2.11 DSP

The DSP and its hardware accelerators perform all the digital signal processing. The main program is fixed in ROM. Control parameters are copied in RAM and are accessible and modifiable there, thus allowing parametric performance optimization.

It performs:

- digital down-conversion of IF
- bandwidth selection with variable controlled bandwidth
- FM and AM noiseblanking
- FM/AM demodulation with softmute, high-cut, weak signal processing and quality detection
- FM stereo decoding with stereo blend
- RDS demodulation including error correction and block synchronization with generation of an RDS interrupt for the main µP
- Autonomous control of RDS-AF tests
- Self alignment of preselection tuning

Function description TDA7705

2.12 IO interface pins

The TDA7705 has the following IO pins:

PLLTEST	pin 2	general purpose output
SPI_CS	pin 34	serial communication with μP
SPI_MISO	pin 35	serial communication with μP
SDA/MOSI	pin 36	serial communication with μP
SCL/CLK	pin 37	serial communication with μP
RDSINT	pin 39	serial communication with μP
RSTN	pin 45	reset pin driven by μP

The pins labeled GPIO0, 1, 2 and 3 (pins 43 to 40) are reserved.

The pin PLLTEST output voltage can be freely programmed via software and be used to drive switches if needed by the application.

All the inputs are voltage-tolerant up to $3.5\ V$. The outputs can drive currents up to $0.5\ mA$ from the internal $3.3\ V$ supply line.

2.13 Serial interface

The device is controlled with a standard I²C bus or SPI interface.

Through the serial bus the processing parameters can be modifed and the signal quality parameters and the RDS information can be read out.

The operation of the device is handled through high level commands sent by the main carradio μP through the serial interface, which allow to simplify the operations carried out in the main μP . The high level commands include among others:

- set frequency (which allows to avoid computing the PLL divider factors);
- start seek (the seek operation can be carried out by the TDA7705 in a completely autonomous fashion);
- RDS seek/search (jumps to AF and quality measurements are automatically sequenced).

2.13.1 Serial interface choice / boot mode

The device can communicate with the main μP with two different standard serial protocols: SPI and I²C. The configuration is chosen by setting the proper value (0V or 3.3V) at pins 35 and 39 and it is latched (e.g. made effective) when the RSTN line transitions from low to high (when RSTN is low, the IC is in reset mode).

The voltage level forced to pins 35 and 39 must be released to start the system operation a suitable time after the RSTN line has gone high.

The list of configurations is shown in the following table:

Co	Configuration:		l ² C (addr. 0 x C2)		I ² C (addr. 0 x C8)		SPI
	Pin	at reset	operation	at reset	operation	at reset	operation
39	RDSINT	0 in	RDS interrupt out	0 in	RDS interrupt out	1 in	RDS interrupt out
37	SCL	х	I ² C SCL in	х	I ² C SCL in	х	SPI CLK in
36	SDA	х	I ² C SDA in/out	х	I ² C SDA in/out	х	SPI MOSI in
35	(SPI_MISO)	0 in	-	1 in	-	1 in	SPI MISO out
34	(SPI_CS)	х	-	х	-	х	SPI SS in

Table 3. Boot mode pin configuration

If I^2C serial bus is chosen as means of communication with the controlling device, two chip addresses are possible: 0xC2/C3 or 0xC8/C9, depending on the initial configuration of pins 35 and 39.

The status of pins 35 and 39 during the reset phase can be set to:

high, through external <10 k Ω resistors tied to 3.3V (pin 32), or

low, by not forcing any voltage on them from outside, as 50 kohm internal pull-down resistors are present on said pins.


To make sure the boot mode is correctly latched up at start-up, it is advisable to keep the RSTN line low until the IC supply pins have reached their steady state, and then for an additional time T_{reset} (see *Section 3.4.8*).

2.13.2 I²C bus protocol

I²C requires two signals: clock (SCL) and data (SDA - bidirectional). The protocol requires an acknowledge after any 8-bit transmission.

A "write" communication example is shown in the figure below, for an unspecified number of data bytes (see the relevant technical documentation for frame structure description):

Figure 3. I²C "write" sequence



Function description TDA7705

The sequence consists of the following phases:


 START: SDA line transitioning from H to L with SCL fixed H. This signifies a new transmission is starting;

- data latching: on the rising SCL edge. The SDA line can transition only when SCL is low (otherwise its transitions are interpreted as either a START or a STOP transition);
- ACKnowledge: on the 9th SCL pulse the μP keeps the SDA line H, and the TDA7705 pulls it down if communication has been successful. Lack of the acknowledge pulse generation from the TDA7705 means that the communication has failed;
- a chip address byte must be sent at the beginning of the transmission. The value can be C2 or C8 (according to the mode chosen at start-up during boot) for "write";
- as many data bytes as needed can follow the address before the communication is terminated. See the next section for details on the frame format;
- STOP: SDA line transitioning from L to H with SCL H. This signifies the end of the transmission.

Red lines represent transmissions from the TDA7705 to the μ P.

A "read" communication example is shown in the figure below, for an unspecified number of data bytes (see later on for frame structure decription):

Figure 4. I²C "read" sequence



The sequence is very similar to the "write" one and has the same constraints for start, stop, data latching. The differences follow:

- a chip address must always be sent by the μP to the TDA7705; the address must be C3 (if C2 had been selected at boot) or C9 (if C8 had been selected at boot);
- a header is transmitted after the chip address (the same happens for "write") before data are transferred from the TDA7705 to the μP. See the relevant technical documentation for details on the frame format;
- when data are transmitted from the TDA7705 to the μP, the μP keeps the SDA line H;
- the ACKnowledge pulse is generated by the μP for those data bytes that are sent by the TDA7705 to the μP . Failure of the μP to generate an ACK pulse on the 9^{th} CLK pulse has the same effect on the TDA7705 as a STOP.


The max. clock speed is 500 kbit/s.

2.13.3 SPI bus protocol

SPI requires four signals: clock (CLK), master output/slave input (MOSI - for communication from the μP to the TDA7705), master input/slave output (MISO - for communication from the TDA7705 to the μP), chip select (CS). CLK is generated by the master device and is used for synchronization. MOSI and MISO are the data lines. The CS line is unique for each device in an SPI bus. The μP pulls low the TDA7705 CS line to select it for communication. The protocol does not foresee any transmission acknowledgement.

The SPI protocol has four possible modes of operation as far as data latching is concerned:


Figure 5. SPI modes



In the case of the TDA7705, the data are latched on the clock's rising edge, with CPOL = 1 and CPHA = 1 (mode 3 in the figure above). According to the specification of this mode, the polarity of the CLK line when no communication is taking place is high.

A "write" communication example is shown in the figure below, for an unspecified number of bits (see the relevant technical documentation for frame structure description):


Figure 6. SPI "write" sequence



The start condition is signaled by the CS line going low, and the stop condition by the CS line going high. It is not allowed to toggle the CS line while the communication is going on.

A "read" communication example is shown in the figure below, for an unspecified number of bits (see the relevant technical documentation for frame structure description):

Figure 7. SPI "read" sequence



The red line is controlled by the TDA7705, whereas the black lines are controlled by the μP .

3 Electrical specifications

3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Test condition	Min	Тур	Max	Units
V _{CC}	Supply voltage	-	-	-	5.5	V
T _{stg}	Storage temperature	-	-55	-	150	°C
V _{ESD}	ESD withstand voltage	Human body model	≥ ±2000			
		Charged device model	≥ ±450		v	
		Charged device model, corner pins		≥ ±750		V
		Machine model		≥ ±150		

3.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Test condition	Value	Units
R _{Th j-amb}	Thermal resistance junction-to-ambient	LQFP64 10x10, double-layer JEDEC PCB	55	°C/W

3.3 General key parameters

Table 6. General key parameters

Symbol	Parameter	Test condition	Min	Тур	Max	Units
V _{CC}	5 V supply voltage	-	4.7	5	5.25	V
I _{CC}	Supply current @ 5 V	-	-	220	295	mA
T _{amb}	Ambient temperature range	-	-40	-	85	°C
V _{VCCREG12}	VCCREG12 supply voltage	see note ⁽¹⁾	2	-	-	V
V _{1V2}	Digital core 1.2V supply voltage	when supplied externally see note ⁽²⁾	1.08	1.2	1.32	V
		V _{1V2} = 1.08 V see note ⁽²⁾	-	-	120	mA
I _{1V2}	Digital core 1.2 V supply current	V _{1V2} = 1.2 V see note ⁽²⁾	-	80	135	mA
		V _{1V2} = 1.32 V see note ⁽²⁾	-	-	150	mA

^{1.} In the typical application supplied from 5V with a series resistor.

^{2.} When the 1.2 V supply is applied externally, and not using the internal 1.2 V regulator.

3.4 Electrical characteristics

 V_{CC} = 4.7 V to 5.25 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

3.4.1 FM - section

Table 7. FM - section

Symbol	Parameter	Test condition	Min	Тур	Max	Units
FM IMR mixe	er					
R _{in}	Input resistance	-	90	130	170	kΩ
V	Input noise voltage	Mix 1, $R_{\text{source}} = 1.5 \text{ k}Ω$, noiseless	-	2.5	3.1	nV/√Hz
V _{noise}		Mix 2, $R_{\text{source}} = 800 \Omega$, noiseless	-	2	2.5	IIV/VIIZ
UD0	ord	Mix 1 up to V _{in/tone} = 90 dBμV	122	125		dΒμV
IIP3	3 rd order intercept point	Mix 2 up to V _{in/tone} = 85 dBμV	118	121	-	dΒμV
FM AGC						
	RFAGC threshold, referred to mixer input;	Mix 1, min setting	-	87	-	
		Mix 1, max setting	-	93	-	dD. M
		Mix 2, min setting	-	85	-	dΒμV
RFAGC-Thr		Mix 2, max setting	-	91	-	
	Threshold steps	-	-	2	-	dB
	Threshold error	@ T _{amb} = 27 °C	-1.5		1.5	dB
	Threshold temperature drift		-	0.016	-	dB/K
	IFAGC threshold, referred to	Mix 1, min setting	-	81	-	
	mixer input; at tuned	Mix 1, max setting	-	85	-	dDV
	frequency	Mix 2, min setting	-	77	-	dΒμV
IFAGC-Thr	RF level	Mix 2, max setting	-	81	-	
	Threshold steps	-	-	2	-	dB
	Threshold error	@ T _{amb} = 27 °C	-1.5		1.5	dB
	Threshold temperature drift	-		0.016	-	dB/K
-	Pin diode source current	@ T _{amb} = 27 °C; see note ⁽¹⁾	12	-	-	mA
-	Pin diode sink current	-	3	-	20	μA
-	Pin diode source current in constant current mode	@ T _{amb} = 27 °C; see note ⁽¹⁾	0.4	-	-	mA

The current is generated by a PTAT (Proportional To Absolute Temperature) source, and has therefore a temperature dependency described by: ΔI/Io = ΔT/To, with Io being the current at ambient temperature (25 °C) and To the ambient temperature (25°C) expressed in Kelvin, that is 298 K.

3.4.2 **AM** - section

Table 8. AM - section

Symbol	Parameter	Test condition	Min	Тур	Max	Units
AM IMR Mix	er		•	•	•	•
R _{in}	Input resistance	-	20	30	45	kΩ
V _{out_max}	Max. output voltage	without clipping	-	126	-	dΒμV
	Input noise voltage	Mix 1, $R_{\text{source}} = 1 \text{ k}Ω$, noiseless	-	8.5	12	nV/√Hz
$V_{ m N,in}$	input noise voitage	Mix 2, $R_{\text{source}} = 1 \text{ k}Ω$, noiseless	-	8.5	12	TIV/ VIIZ
IIP3	3 rd order intercept point	Mix 1,2 up to $V_{in/tone} = 90 \text{ dB}\mu\text{V}$	126	129	-	dΒμV
IIP2	2 nd order intercept point	Mix1 1,2 up to V _{in/tone} = 90 dBμV	-	158	-	dΒμV
I O bourn	I O harmania aun praesian	N=2,3,4,5,6	-	100	-	٩D
LO hsupp	LO harmonic suppression	N=7,9	-	85	-	dB
AM LNA						
0-:-	Malta and make	Max Gain, R_{ext} = 1 kΩ	21	25	28	-ID
Gain	Voltage gain	Min Gain (AGC controlled)	-	12	-	- dB
R _{in}	Input resistance	-	-	1000		kΩ
C _{in}	Input capacitance	-	-	20		pF
$V_{N,in}$	Input noise voltage	-	-	1.0	1.4	nV/√Hz
IIP3	3 rd order intercept point	@ maximum LNA gain	-	125	-	dΒμV
IIP2	2 nd order intercept point	@ maximum LNA gain	-	143	-	dΒμV
AM PIN diod	le					
IIP2	2 nd order intercept point	Full attenuation, C _{source} = 80 pF, f=1 MHz	-	140	-	dΒμV
R _{min}	Minimum resistance	-	-	50	80	Ω
C _{in}	Input capacitance	High ohmic	-	12	-	pF
AM AGC						
400 TI	Referred to mixer input	Mix 1,2 min setting	-	87	-	ID V
AGC-Thr	RF level	Mix 1,2 max setting	-	93	-	dΒμV
	Threshold steps	-	-	1	-	
Thr-steps	Threshold error	@ T _{amb} = 27 °C	-2.5	-	2.5	dB
	Threshold temperature drift	-	-3	-	3]
-	Pin diode source current	@ T _{amb} = 27 °C; see note ⁽¹⁾	2	-	10	mA
-	Pin diode sink current	-	15	35	50	μΑ
-	Pin diode source current in constant current mode	@ T _{amb} = 27 °C; see note ⁽¹⁾	1.5	2.5	3.5	mA

The current is generated by a PTAT (Proportional To Absolute Temperature) source, and has therefore a temperature dependency described by: ΔI/Io = ΔT/To, with Io being the current at ambient temperature (25 °C) and To the ambient temperature (25 °C) expressed in Kelvin, that is 298 K.

3.4.3 VCO

Table 9. VCO

Symbol	Parameter	Test condition	Min	Тур	Max	Units
F _{VCO}	Frequency range VCO	-	1100		1550	MHz
PN	Phase noise of LO	Locked VCO; values referred @ 100MHz @ 100 Hz @ 1 kHz @ 10 kHz	-	-100 -115 -115	-	dBc/Hz
dev	Deviation error (rms)	FM reception, deemphasis 50μs, f _{audio} = 20 Hz20 kHz	-	5	-	Hz

3.4.4 Phase locked loop

Table 10. Phase locked loop

Symbol	Parameter	Test condition	Min	Тур	Max	Units
T _{settle}	Settling time FM	Δf < 10 kHz	-	300	-	μs
FM step	FM frequency step	-	-	5	-	kHz
AM step	AM frequency step	-	-	500	-	Hz

3.4.5 Tuning DAC

Table 11. Tuning DAC

Symbol	Parameter	Test condition	Min	Тур	Max	Units
Res	Resolution	8 bit	-	18	-	mV
V _{outmin}	Min output voltage	-	-	0.6	0.7	V
V _{outmax}	Max ouput voltage	-	VCC-0.2	VCC-0.1	-	V
R _{out}	Output impdedance	-	1.5	2.5	3.5	kΩ
DNL	Diff. Non linearity	-	-	-	0.5	LSB
T _{conv}	Conversion time	-	-	20	-	μs

3.4.6 IF ADC

Table 12. IF ADC

Symbol	Parameter	Test condition	Min	Тур	Max	Units
DR _{FM}	Dynamic range in FM	BW = ±200 kHz	-	90	-	dB
V _{N,in FM}	Input noise referred to mixer input	mixer 1 mixer 2	-	1.1 0.7	1.9 1.2	nV/√Hz
DR _{AM}	Dynamic range in AM	BW = ±4 kHz	-	103	-	dB
V _{N,in AM}	Input noise referred to mixer input	-	-	6.9	12	nV/√Hz

3.4.7 Audio DAC

Table 13. Audio DAC

Symbol	Parameter	Test condition	Min	Тур	Max	Units
V _{out}	Max. output voltage	Full scale	-	1	-	Vrms
BW	Bandwidth	1dB attenuation	-	15	-	KHz
R _{out}	Output resistance	-	600	750	900	Ω
V _{N, out}	Output noise	-	-	60	95	μVrms
THD	Distortion	-6 dBFS	-	0.03	0.04	%

3.4.8 IO interface pins

Table 14. IO interface pins

Symbol	Parameter	Test condition	Min	Тур	Max	Units
-	High level output voltage (all IOs except GPO pin 2)	I _{out} = 500 μA	2.9	3.2	-	V
-	GPIOs source current (all IOs in source mode except pin 2)	Total sourced current by all GPIOs	-	-	1.25	mA
-	Low level output voltage (all IOs except GPO pin 2)	I _{out} = -1 mA	-	0.1	0.3	V
-	Input voltage range	-	0	-	3.5	V
-	High level input voltage	-	2.0	-	-	V
-	Low level input voltage	-	-	-	0.8	V
T _{reset}	Reset time	Minimum time during which pin RSTN must be low so as to reset the device	10	-	-	μs
T _{latch}	Boot mode configuration latch time	Minimum time during which the voltage applied at pins 25 and 39 must be kept in order to latch the correct boot mode (serial bus configuration)	10	-	-	μs
-	GPO PLLTEST (pin 2) max source current	-	-	-	1	mA
-	GPO PLLTEST (pin 2) max sink current	-	-1	-		mA
-	GPO PLLTEST (pin 2) minimum high level output voltage	I _{out} = 1 mA	2.8	3.1	-	V
	GPO PLLTEST (pin 2) maximum high level output voltage	I _{out} = 1 mA	-	0.1	0.3	٧


3.4.9 I²C interface

The following parameters apply to the serial bus communication when I²C protocol has been selected at start-up. For the other electrical characteristics of the pins, *Section 3.4.8* applies. The parameters of the following table are defined as in *Figure 8*.

Table 15. I²C interface

Symbol	Parameter	Min	Max	Units
f _{SCL}	SCL Clock frequency	-	500	kHz
t _{AA}	SCL low to SDA data valid	0.3	-	μs
t _{buf}	time the bus must be kept free before a new transmisison	1.3	-	μs
t _{HD-STA}	START condition hold time	0.6	-	μs
t _{LOW}	Clock low period	1.3	-	μs
t _{HIGH}	Clock high period	0.6	-	μs
t _{SU-SDA}	START condition setup time	0.1	i	μs
t _{HD-DAT}	Data input hold time	0	0.9	μs
t _{SU-DAT}	Data input setup time	0.1	-	μs
t _R	SDA & SCL rise time	-	0.3	μs
t _F	SDA & SCL fall time	-	0.3	μs
t _{SU-STOP}	Stop condition setup time	0.6	-	μs
t _{DH}	Data out time	-	0.3	μs

Figure 8. I²C bus timing diagram




3.4.10 SPI interface

The following parameters apply to the serial bus communication when SPI protocol has been selected at start-up. For the other electrical characteristics of the pins, *Section 3.4.8* applies.

Table 16. SPI interface

Symbol	Parameter	Min	Max	Unit
f _{SCK}	Clock frequency	-	4.0	MHz
t _{SU}	Data setup time	25	-	ns
t _H	Data hold time	25	-	ns
t _{WH}	SCK high time	50	-	ns
t _{WL}	SCK low time	50	-	ns
t _{RI}	Input rise time	-	2	μs
t _{FI}	Input fall time	-	2	μs
t _V	Output valid from clock low	-	50	ns
t _{HO}	Output hold time	25	-	ns
t _{DIS}	Output disable time		25	ns
t _{CS}	CS high time	25	-	ns
t _{CSS}	CS setup time	25	-	ns
t _{CSH}	CS hold time	25	-	ns

Figure 9. SPI bus timing diagram



3.4.11 Warning

When the TDA7705 is not powered on, the internal ESD protection diodes pull-down keep the I^2C/SPI lines connected to ground. This implies that the I^2C/SPI bus connected to the TDA7705 may not be used to drive other devices when the TDA7705 is powered off.


3.5 Overall system performance

All measurements obtained with application of *Figure 16* (FM tuned application / SPI control) unless otherwise specified.

3.5.1 FM overall system performance

Antenna level equivalence: 0 dB μ V = 1 μ V $_{rms}$ (Antenna terminal voltage with 50 Ω source).

Figure 10. FM input set-up



Input level referred to signal generator loaded with 50 Ω (V_{rf}, node 'A'); no antenna dummy; AM input not connected. F_{rf} = 98.1 MHz, V_{rf} = 60 dB μ V, mono modulation, f_{dev} = 40 kHz, f_{audio} = 1 kHz. De-emphasis = 50 μ s. Unless otherwise specified

Table 17. FM overall system performance

Parameter	Test condition	Min	Тур	Max	Units
Tuning range FM Eu	(can be modified by the user) (automatic FE alignment available)	87.5	-	108	MHz
Tuning step FM Eu	(can be modified by the user)	-	100	-	kHz
Tuning range FM US	(can be modified by the user) (automatic FE alignment available)	87.5	-	107.9	MHz
Tuning step FM US	(can be modified by the user)	1	200	-	kHz
Tuning range FM Jp	(can be modified by the user) (automatic FE alignment available)	76	-	90	MHz
Tuning step FM Jp	(can be modified by the user)	-	100	-	kHz
Tuning range FM EEu	(can be modified by the user) (automatic FE alignment not available)	65	-	74	MHz
Tuning step FM EEu	(can be modified by the user)	-	100	-	kHz
Sensitivity	S/N =26dB	-	-7	-4	dΒμV
S/N	@ 10 dBμV, no highcut, DISS BW = #3	-	55	-	dB
	@ 60 dBμV, mono	72	75	-	dB
Ultimate S/N	@ 60 dBµV, Deviation = 75 kHz, mono	78	81	-	dB
	@ 60 dBµV, stereo	70	73	-	dB

Table 17. FM overall system performance (continued)

Parameter	Test condition	Min	Тур	Max	Units
Distortion	Deviation= 75 kHz	-	0.05	-	%
Max deviation	THD=3%	-	140	-	kHz
Adjacent channel selectivity	ΔF =100kHz, SINAD=30dB desired 40 dB μ V, dev=40kHz, 400Hz undesired. dev=40kHz, 1KHz	-	25	-	dB
Alternate channel selectivity	$\Delta F{=}200~kHz,~SINAD{=}30~dB$ desired 40 dB $\mu V,~dev{=}40kHz,~400~Hz$ undesired. dev=40kHz, 1kHz	-	63	-	dB
Max. strong signal interferer	Desired = 10 dB μ V SINAD = 30 dB Undesired Δ F = 5 MHz dev = 40 kHz, 1 kHz	-	94	-	dΒμV
Max. strong signal interferer no preselection ("wide-band") application	Desired = 10 dB μ V SINAD = 30 dB Undesired Δ F = 5 MHz dev = 40 kHz, 1 kHz	-	88	-	dΒμV
3 signal performance ⁽¹⁾	Desired = 40 dB μ V, dev = 40 kHz, 400 Hz, SINAD = 30 dB Undesired1 = \pm 400 kHz, dev = 40 kHz, 1 kHz Undesired2 = \pm 800 kHz, no mod		103	-	dΒμV
	Desired = 40 dBµV, dev = 40 kHz, 400 Hz, SINAD = 30 dB Undesired1 = ±1 MHz, dev=40kHz, 1 kHz Undesired2=±2MHz, no mod	-	106	-	dΒμV
3 signal performance ⁽¹⁾ no preselection ("wide-band") application	Desired = 40 dB μ V, dev = 40 kHz, 400 Hz, SINAD = 30 dB Undesired1 = \pm 400 kHz, dev = 40 kHz, 1 kHz Undesired2 = \pm 800 kHz, no mod	-	103	-	dΒμV
	Desired = 40 dBµV, dev=40kHz, 400 Hz, SINAD=30 dB Undesired1 =±1 MHz, dev=40kHz, 1 kHz Undesired2=±2MHz, no mod	-	104	-	dΒμV
AM suppression	m =30 %	-	70	-	dB

to 43

dBµV)

Parameter Test condition Min Тур Max Units Image rejection 80 dΒ -0.27 -0.33 @40 dBµV Logarithmic field strength (equiv. (equiv. -0.3 indicator

to 37

dBµV)


read "FM_Smeter_log"

Table 17. FM overall system performance (continued)

3.5.2 AM MW overall system performance

Antenna level equivalence: 0 dB μ V = 1 μ V_{rms}.

Figure 11. AM MW input set up



Level referred to SG output before antenna dummy (V_{rf}, node 'A'); capacitive dummy 15pF+68pF, FM input not connected. F_{rf} = 999 kHz (1000 kHz for US), V_{rf} =74 dB μ V, mod = 30%, $f_{audio} = 400$ Hz, unless otherwise specified.

AM MW overall system performance Table 18.

Parameter	Test condition	Min	Тур	Max	Units
Tuning range MW Eu/Jp	(can be modified by the user)	531	-	1629	kHz
Tuning step MW Eu/Jp	(can be modified by the user)	-	9	-	kHz
Tuning range MW US	(can be modified by the user)	530	-	1710	kHz
Tuning step MW US	(can be modified by the user)	-	10	-	kHz
Sensitivity	S/N = 20 dB	-	27	30	dΒμV
Ultimate S/N	@ 80 dBµV	63	66	-	dB
AGC F.O.M.	Ref.=74 dBµV -10dB drop point	50	62	65	dB
Distortion	m = 80 %	-	0.1	-	%
Adjacent channel selectivity	Δ F=9 kHz, SINAD = 26 dB undesired. m=30%, 1 kHz	-	42	-	dB
Alternate channel selectivity	ΔF=18 kHz, SINAD=26 dB undesired. m=30%, 1kHz	-	50	-	dB

^{1.} Signal levels referred to combiner output.