



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## High efficiency digital input automotive quad power amplifier with built-in diagnostics features, 'start stop' compatible

Datasheet - production data



- Programmable diagnostic pin
- CMOS compatible enable pin
- Thermal protection
- Pop free in mute to play transitions and viceversa

### Description

The TDA7803A is a single chip quad bridge amplifier in advanced BCD technology integrating: a full D/A converter, digital input for direct connection to I<sup>2</sup>S (or TDM) and powerful MOSFET output stages.

The integrated D/A converter allows the performance to reach an outstanding 115 dB S/N ratio with more than 110 dB of dynamic range.

Moreover the TDA7803A integrates an innovative high efficiency concept, optimized also for uncorrelated music signals. The device is designed to be compatible to battery modulation for class-G systems.

Thanks to this concept, the dissipated "output power" under average listening conditions can be reduced up to 50% when compared to the conventional class AB solutions.

The TDA7803A integrates also a programmable PLL that is able to lock at the input frequencies of 64\*Fs for all the input configurations.

The device is equipped with a full diagnostics array that communicates the status of each speaker through the I<sup>2</sup>C bus. The same I<sup>2</sup>C bus allows to control several configurations of the device.

The TDA7803A is able to play music down to 6 V supply voltage - so it is compatible with the so called 'start stop' battery profile recently adopted by several car makers (thus reducing the fuel consumption and the impact over the environment).

### Features



- AEC-Q100 qualified
- 24-bit digital processing
- 115 dB dynamic range (A-weighted)
- SB-I (SB - improved) high efficiency operation the highest 'non - class D' efficiency
- Parallel mode function availability
- High output power capability:
  - 4 x 27 W 4 Ω @ 14.4 V, 1 kHz, THD = 10%
  - 4 x 47 W 2 Ω @ 14.4 V, 1 kHz, THD = 10%
- Flexible mode control:
  - Full I<sup>2</sup>C bus driving 1.8V/3.3V) with four addresses selectable (only for PowerSO36 package option)
  - Independent front/rear play/ mute
  - Selectable digital gains for very-low noise line-out function
  - Digital diagnostic with DC and AC load detections
- Start-stop compatibility (operation down to 6V)
- Sample rates: 44.1 kHz, 48 kHz, 96 kHz, 192 kHz
- Flexible serial data port (1.8 V / 3.3 V):
  - I<sup>2</sup>S standard, TDM 4Ch, TDM 8Ch, TDM 16ch (8+8ch)
- Offset detector
- Independent front/rear clipping detector

# Contents

- 1      Block diagram and pins description ..... 8**
  - 1.1    Block diagram ..... 8
  - 1.2    Pins description ..... 8
  
- 2      Application diagrams ..... 11**
  
- 3      Electrical specification ..... 12**
  - 3.1    Absolute maximum ratings ..... 12
  - 3.2    Thermal data ..... 12
  - 3.3    Electrical characteristics ..... 13
  - 3.4    Electrical characteristics typical curves ..... 17
  
- 4      Operation states ..... 22**
  - 4.1    Standby state ..... 22
  - 4.2    ECO-mode state ..... 22
  - 4.3    Amplifier-mode state ..... 22
  - 4.4    Turn-on and permanent diagnostic ..... 22
  
- 5      Operation compatibility vs. battery ..... 24**
  
- 6      Functional description ..... 25**
  - 6.1    Voltage regulators timing ..... 25
  - 6.2    Turn-on diagnostic description ..... 25
  - 6.3    Permanent diagnostic ..... 29
  - 6.4    AC diagnostic ..... 31
  - 6.5    Input offset detector ..... 31
  - 6.6    Double faults ..... 32
  - 6.7    Thermal protection ..... 32
  - 6.8    Voltage monitoring feature and ADC characteristics ..... 33
  - 6.9    Mute management ..... 34
    - 6.9.1    Auto-mute threshold ..... 35
    - 6.9.2    Mute and unmute commutation time ..... 35



6.10	Class SBI - Improved high efficiency principle	35
6.11	High power and parallel mode configuration	36
6.12	Power on reset threshold	36
<b>7</b>	<b>Additional features</b>	<b>37</b>
7.1	Noise gating	37
7.2	Tri-state mode	37
<b>8</b>	<b>I<sup>2</sup>S and TDM bus interface</b>	<b>38</b>
8.1	I <sup>2</sup> S and TDM input data frame format	38
8.2	I <sup>2</sup> S input data format	39
8.3	TDM input data format	39
8.4	Timings requirements	41
8.5	Group delay	42
<b>9</b>	<b>I<sup>2</sup>C bus interface</b>	<b>43</b>
9.1	Writing procedure	44
9.2	Reading procedure	44
9.3	Data validity	44
9.4	Start and stop conditions	44
9.5	Byte format	44
9.6	Acknowledge	44
9.7	Address selection	45
9.8	I <sup>2</sup> C bus timings	45
<b>10</b>	<b>I<sup>2</sup>C registers</b>	<b>46</b>
10.1	Instruction byte	46
10.1.1	IB0 - Subaddress "I0000000h" - default = "00000000"	46
10.1.2	IB1 - Subaddress "I0000001h" - default = "00000000"	47
10.1.3	IB2 - Subaddress "I0000010h" - default = "00000000"	48
10.1.4	IB3 - Subaddress "I0000011h" - default = "00000000"	49
10.1.5	IB4 - Subaddress "I0000100h" - default = "00000000"	50
10.1.6	IB5 - Subaddress "I0000101h" - default = "00000000"	51
10.1.7	IB6 - Subaddress "I0000110h" - default = "00000000"	52
10.1.8	IB7 - Subaddress "I0000111h" - default = "00000000"	53

10.2	Data byte	54
10.2.1	DB0 - Subaddress: "I0010000h"	54
10.2.2	DB1 - Subaddress: "I0010001h" - Channel 1	55
10.2.3	DB2 - Subaddress: "I0010010h" - Channel 2	56
10.2.4	DB3 - Subaddress: "I0010011h" - Channel 3	57
10.2.5	DB4 - Subaddress: "I0010100h" - Channel 4	58
10.2.6	DB5 - Subaddress: "I0010101h"	59
10.2.7	DB6 - Subaddress: "I0010110h"	60
10.2.8	DB7 - Subaddress: "I0010111h" - Vcc level ADC conversion	60
<b>11</b>	<b>Package information</b>	<b>61</b>
11.1	PowerSO-36 (slug up) package information	61
11.2	Flexiwatt 27 (vertical) package information	63
11.3	Flexiwatt 27 (SMD) package information	65
11.4	Flexiwatt 27 (horizontal) package information	67
11.5	Package marking information	69
<b>12</b>	<b>Order codes</b>	<b>70</b>
<b>13</b>	<b>Revision history</b>	<b>71</b>

## List of tables

Table 1.	Flexiwatt27 pins description . . . . .	9
Table 2.	PowerSO36 pins description. . . . .	10
Table 3.	Absolute maximum ratings . . . . .	12
Table 4.	Thermal data. . . . .	12
Table 5.	Electrical characteristics . . . . .	13
Table 6.	Start-up pulse typical timings ( $F_s = 48$ kHz) . . . . .	28
Table 7.	Double faults priority . . . . .	32
Table 8.	$V_{CC}$ value express by 8 bit with thermometric code . . . . .	33
Table 9.	Transition play to mute strategy . . . . .	34
Table 10.	Mute and unmute commutation time. . . . .	35
Table 11.	System input frequencies . . . . .	38
Table 12.	I <sup>2</sup> S interface timing . . . . .	41
Table 13.	Address threshold. . . . .	45
Table 14.	I <sup>2</sup> C bus interface timing. . . . .	45
Table 15.	IB0 - Subaddress "I0000000h" - default = "00000000" . . . . .	46
Table 16.	IB1 - Subaddress "I0000001h" - default = "00000000" . . . . .	47
Table 17.	IB2 - Subaddress "I0000010h" - default = "00000000" . . . . .	48
Table 18.	IB3 - Subaddress "I0000011h" - default = "00000000" . . . . .	49
Table 19.	IB4 - Subaddress "I0000100h" - default = "00000000" . . . . .	50
Table 20.	IB5 - Subaddress "I0000101h" - default = "00000000" . . . . .	51
Table 21.	IB6 - Subaddress "I0000110h" - default = "00000000" . . . . .	52
Table 22.	IB7 - Subaddress "I0000111h" - default = "00000000" . . . . .	53
Table 23.	DB0 - Subaddress: "I0010000h" . . . . .	54
Table 24.	DB1 - Subaddress: "I0010001h" - Channel 1 . . . . .	55
Table 25.	DB2 - Subaddress: "I0010010h" - Channel 2 . . . . .	56
Table 26.	DB3 - Subaddress: "I0010011h" - Channel 3 . . . . .	57
Table 27.	DB4 - Subaddress: "I0010100h" - Channel 4 . . . . .	58
Table 28.	DB5 - Subaddress: "I0010101h" . . . . .	59
Table 29.	DB6 - Subaddress: "I0010110h" . . . . .	60
Table 30.	DB7 - Subaddress: "I0010111h" - Vcc level ADC conversion . . . . .	60
Table 31.	PowerSO-36 (slug up) package mechanical data. . . . .	61
Table 32.	Flexiwatt 27 (vertical) package mechanical data . . . . .	63
Table 33.	Flexiwatt 27 (SMD) package mechanical data . . . . .	65
Table 34.	Flexiwatt 27 (horizontal) package mechanical data . . . . .	67
Table 35.	Ordering information . . . . .	70
Table 36.	Document revision history. . . . .	71

## List of figures

Figure 1.	Block diagram (Flexiwatt27)	8
Figure 2.	Pins connection diagrams	8
Figure 3.	I <sup>2</sup> C bus mode application diagram (Flexiwatt))	11
Figure 4.	I <sup>2</sup> C bus mode application diagram (PowerSO)	11
Figure 5.	Quiescent current vs. supply voltage	17
Figure 6.	Output power vs. supply voltage (4 Ω)	17
Figure 7.	Output power vs. supply voltage (2 Ω, STD mode)	18
Figure 8.	Distortion vs. output power (4 Ω, STD mode)	18
Figure 9.	Distortion vs. output power (4 Ω, SBI mode)	18
Figure 10.	Distortion vs. output power (2 Ω, STD mode)	18
Figure 11.	Distortion vs. output power (2 Ω, SBI mode)	18
Figure 12.	Distortion vs. frequency (4 Ω)	18
Figure 13.	Distortion vs. frequency (2 Ω)	19
Figure 14.	Distortion vs. output power (4 Ω, Vs = 6 V)	19
Figure 15.	Distortion vs. output power (2 Ω, Vs = 6 V)	19
Figure 16.	Vo vs. Vin (Gv1-2-3-4 settings)	19
Figure 17.	Vo vs. Vin (Gv1-2-3-4 settings + 6 dB dig. gain)	19
Figure 18.	Distortion vs. output voltage (LD-Gv2)	19
Figure 19.	Distortion vs. output voltage (LD-Gv3)	20
Figure 20.	Distortion vs. output voltage (LD-Gv4)	20
Figure 21.	Output attenuation vs. Vs	20
Figure 22.	Crosstalk vs. frequency (STD mode)	20
Figure 23.	Crosstalk vs. frequency (SBI mode)	20
Figure 24.	Supply voltage rejection vs. frequency	20
Figure 25.	Total power dissipation & efficiency vs. Po (4 Ω, STD, Sine)	21
Figure 26.	Total power dissipation & efficiency vs. Po (4 Ω, SBI, Sine)	21
Figure 27.	Total power dissipation & efficiency vs. Po (2 Ω, SBI, Sine)	21
Figure 28.	Power dissipation vs. average Po (audio program simulation, 4 Ω)	21
Figure 29.	Power dissipation vs. average Po (audio program simulation, 2 Ω)	21
Figure 30.	ITU R-ARM frequency response, weighting filter for transient pop	21
Figure 31.	State diagram	23
Figure 32.	Operation compatibility vs. battery	24
Figure 33.	Soft short diagnostic	26
Figure 34.	Short circuit and open load diagnostic	27
Figure 35.	Short to GND and short to Vs, threshold description	27
Figure 36.	Short across the speaker and open load threshold description, in speaker mode	27
Figure 37.	Short across the speaker and open load threshold description, line driver mode	28
Figure 38.	Permanent diagnostic flow-chart	30
Figure 39.	Thermal muting diagram	33
Figure 40.	Low voltage mute attenuation, supply voltage variation (Vs); result digital attenuation (At)	35
Figure 41.	I <sup>2</sup> S format	39
Figure 42.	TDM 16 (8+8) - channel format	39
Figure 43.	TDM 8-channel format	40
Figure 44.	TDM 16 (8+8) - channel format	40
Figure 45.	Audio interface timing	41
Figure 46.	I <sup>2</sup> C bus protocol description	43
Figure 47.	I <sup>2</sup> C bus interface timing	45
Figure 48.	PowerSO-36 (slug up) package outline	61

---


Figure 49.	Flexiwatt 27 (vertical) package outline . . . . .	63
Figure 50.	Flexiwatt 27 (SMD) package outline . . . . .	65
Figure 51.	Flexiwatt 27 (horizontal) package outline . . . . .	67
Figure 52.	PowerSO-36 marking information . . . . .	69
Figure 53.	Flexiwatt 27 marking information . . . . .	69



# 1 Block diagram and pins description

## 1.1 Block diagram

Figure 1. Block diagram (Flexiwatt27)



## 1.2 Pins description

Figure 2. Pins connection diagrams




Table 1. Flexiwatt27 pins description

N°	Pin	Function	
1	TAB	TAB connection	Ground
2	STBY	STBY pin	Input
3	WS	Word select (I <sup>2</sup> S bus)	Logic Input
4	OUT2+	Channel 2 (Left Rear) positive output	Power Output
5	PWGND2	Power ground channels 2	Power Ground
6	OUT2-	Channels 2 (Left Rear) negative output	Power Output
7	VCC12	Channel 1 and 2 positive supply	Battery
8	OUT1-	Channel 1 (Left Front) negative output	Power Output
9	PWGND1	Power ground channel 1	Power Ground
10	OUT1+	Channel 1 (Left Front) positive output	Power Output
11	SCK	Serial clock (I <sup>2</sup> S bus)	Logic Input
12	SD24	Serial data channels 2 and 4 (I <sup>2</sup> S bus)	Logic Input
13	SD13	Serial data channels 1 and 3 (I <sup>2</sup> S bus)	Logic Input
14	DGND	Digital ground	Signal Ground
15	AGND	Analog ground	Signal Ground
16	D3V3	Digital 3.3V supply filter	Digital Regulator
17	A3V3	Analog 3.3V supply filter	Analog Regulator
18	OUT3+	Channels 3 (right front) positive output	Power Output
19	PWGND3	Power ground channel 3	Power Ground
20	OUT3-	Channels 3 (right front) negative output	Power Output
21	VCC34	Channels 3 and 4 positive supply	Battery
22	OUT4-	Channels 4 (right rear) negative output	Power Output
23	PWGND4	Power ground channel 4	Power Ground
24	OUT4+	Channels 4 (right rear) positive output	Power Output
25	CD/DIAG	Clip detector and diagnostic output	Open Drain Output
26	SDA	I <sup>2</sup> C data	Signal Input
27	SCL	I <sup>2</sup> C clock	Signal Input

Table 2. PowerSO36 pins description

N°	Pin	Function	
1	TAB	Device slug connection	Ground
2	OUT4-	Channels 4 (right rear) negative output	Power Output
3	VCC34	Channels 3 and 4 positive supply	Battery
4	PWGND4	Power ground channel 4	Power Ground
5	OUT4+	Channels 4 (right rear) positive output	Power Output
6	NC	Not connected	-
7	CD/DIAG	Clip detector and diagnostic output	Open Drain Output
8	SDA	I <sup>2</sup> C data	Signal Input
9	SCL	I <sup>2</sup> C clock	Signal Input
10	ADD	I <sup>2</sup> C Address	Logic Input
11	STBY	STBY pin	Input
12	WS	Word select (I <sup>2</sup> S bus)	Logic Input
13	UNMUTEhw	Unmute Hardware	Logic Input
14	OUT2+	Channel 2 (Left Rear) positive output	Power Output
15	PWGND2	Power ground channels 2	Power Ground
16	VCC12	Channel 1 and 2 positive supply	Battery
17	OUT2-	Channels 2 (Left Rear) negative output	Power Output
18	TAB	Device slug connection	Ground
19	TAB	Device slug connection	Ground
20	OUT1-	Channel 1 (Left Front) negative output	Power Output
21	VCC12	Channel 1 and 2 positive supply	Battery
22	PWGND1	Power ground channel 1	Power Ground
23	OUT1+	Channel 1 (Left Front) positive output	Power Output
24	SCK	Serial clock (I <sup>2</sup> S bus)	Logic Input
25	SD24	Serial data channels 2 and 4 (I <sup>2</sup> S bus)	Logic Input
26	SD13	Serial data channels 1 and 3 (I <sup>2</sup> S bus)	Logic Input
27	DGND	Digital ground	Signal Ground
28	AGND	Analog ground	Signal Ground
29	D3V3	Digital 3.3V supply filter	Digital Regulator
30	A3V3	Analog 3.3V supply filter	Analog Regulator
31	NC	Not connected	-
32	OUT3+	Channels 3 (right front) positive output	Power Output
33	PWGND3	Power ground channel 3	Power Ground
34	VCC34	Channels 3 and 4 positive supply	Battery
35	OUT3-	Channels 3 (right front) negative output	Power Output
36	TAB	Device slug connection	Ground

## 2 Application diagrams

Figure 3. I<sup>2</sup>C bus mode application diagram (Flexiwatt)





Figure 4. I<sup>2</sup>C bus mode application diagram (PowerSO)



1. Refer to [Section 9: I<sup>2</sup>C bus interface](#) for connection suggestions.

### 3 Electrical specification

#### 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_S$	DC supply voltage	-0.3 to 28	V
$V_{peak}$	Transient supply voltage for $t = 100$ ms	-0.3 to 50	V
$V_{i2c}$	I <sup>2</sup> C bus pins voltage	-0.3 to 4.6	V
$V_{i2s}$	I <sup>2</sup> S bus pins voltage	-0.3 to 4.6	V
$V_{unmute}$	Unmute hardware voltage (PSO36 only)	-0.3 to 4.6	V
$V_{cd}$	CD/Diag pin voltage	-0.3 to 20	V
$V_{stby}$	STBY pin voltage	-0.3 to 4.6	V
$I_O$	Output peak current (repetitive $f > 10$ Hz)	internally limited <sup>(1)</sup>	A
$P_{tot}$	Power dissipation $T_{case} = 70$ °C	85	W
$T_{stg}, T_j$	Storage and junction temperature	-55 to 150	°C
$T_{amb}$	Operative temperature range <sup>(2)</sup>	-40 to 105	°C
$C_{max}$	Maximum capacitor vs. ground connected to the output	10	nF
ESD <sub>HBM</sub>	ESD protection HBM <sup>(3)</sup>	2000	V
ESD <sub>CDM</sub>	ESD protection CDM <sup>(3)</sup>	500	V

1. Internally limited by overcurrent protection.
2. A suitable heatsink/dissipation system should be used to keep  $T_j$  inside the specified limits.
3. Conforming to Q100 ESD standard.

#### 3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
$R_{th\ j-case}$	Thermal resistance junction-to-case (max.)	1	°C/W



### 3.3 Electrical characteristics

Referred to the test setup  $V_S = 14.4\text{ V}$ ;  $R_L = 4\ \Omega$ ;  $f = 1\text{ kHz}$ ; tested at  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; functionality guaranteed for  $T_j = -40\text{ }^\circ\text{C}$  to  $150\text{ }^\circ\text{C}$ ; SB-I mode; unless otherwise specified.

**Table 5. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>General</b>						
$V_S$	Supply voltage range	$R_L = 4\ \Omega$	6	-	18.5	V
		$R_L = 2\ \Omega$ , std_bridge	6	-	16	V
		$R_L = 2\ \Omega$ , SBI	6	-	16	V
$I_{SB}$	Standby current	-	-	1	4	$\mu\text{A}$
$I_q$	Total quiescent current in amplifier mode	Mute condition	-	170	210	mA
$I_{qECO}$	Total quiescent current in ECO mode	ECO mode	-	35	40	mA
$A_M$	Mute attenuation	-	80	-	-	dB
$V_{OS}$	Offset voltage	Mute and play	-25	-	+25	mV
$V_{\text{lowM}}$	$V_{CC}$ low supply mute threshold (Min I <sup>2</sup> C setting - default)	Attenuation <0.5 dB, digital mute disabled	-	-	5.6	V
		Attenuation $\geq 60$ dB, digital mute disabled	5	-	-	V
$V_{\text{POWONRESET}}$	Supply voltage of power-on reset	-	-	3.5	-	V
$V_{\text{highM}}$	High supply mute threshold	Attenuation = -6 dB	19	-	21	V
<b>Audio performances</b>						
$P_O$	Output power	$R_L = 4\ \Omega$ ; max power <sup>(1)</sup>	40	43	-	W
		THD = 10 %	25	27	-	W
		THD = 1 %	20	22	-	W
		$R_L = 2\ \Omega$ ; THD 10%	44	47	-	W
		$R_L = 2\ \Omega$ ; THD 1%	34	37	-	W
		$R_L = 2\ \Omega$ ; max power <sup>(1)</sup>	69	72	-	W
THD <sub>SB</sub>	Total harmonic distortion (Standard bridge)	$P_O = 4\text{ W}$ , $f = 1\text{ kHz}$ , $G_{V1}$	-	0.015	0.04	%
		$P_O = 4\text{ W}$ , $f = 10\text{ kHz}$ , $G_{V1}$	-	0.15	0.5	%
		$R_L = 100\ \Omega$ input = -10 dBFS, $f = 1\text{ kHz}$ , $G_{V1,2,3,4}$	-	0.01	0.02	%
THD	Total harmonic distortion (SBI mode)	$P_O = 2\text{ W}$ , $f = 1\text{ kHz}$ , $G_{V1}$	-	0.015	0.04	%
		$P_O = 6\text{ W}$ , $f = 1\text{ kHz}$ , $G_{V1}$	-	0.02	0.06	%

**Table 5. Electrical characteristics (continued)**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
C <sub>T</sub> <sup>(2)</sup>	Cross talk	f = 1 kHz	-	100	-	dB
		f = 10 kHz	-	80	-	dB
G <sub>V1</sub>	Voltage gain 1	@ Amplitude = -18 dBFs	2.3	2.5	-	Vp
G <sub>V2</sub>	Voltage gain 2		1.25	1.35	-	Vp
G <sub>V3</sub>	Voltage gain 3		0.9	1	-	Vp
G <sub>V4</sub>	Voltage gain 4		0.4	0.55	-	Vp
DR <sup>(2)</sup>	Dynamic range	A-wtd values, G <sub>V1</sub> gain	-	115	-	dB
E <sub>out1</sub>	Output noise voltage G <sub>V</sub> = G <sub>V1</sub> G <sub>V</sub> = G <sub>V4</sub>	A-wtd values	-	27	40	μV
			-	18	-	
E <sub>out2</sub>	Output noise voltage G <sub>V</sub> = G <sub>V1</sub> G <sub>V</sub> = G <sub>V4</sub>	ITU-R 468	-	70	96	μV
			-	45	-	
SNR <sup>(2)</sup>	Signal to noise ratio	A-wtd values, G <sub>V1</sub> gain	-	115	-	dB
ΔG <sub>v</sub>	Channel Gain Mismatch	-	-0.5	-	0.5	dB
SSR	Supply slew rate	-	-	1	-	V/μs
PSRR	Power supply rejection ratio	f = 1 kHz; V <sub>r</sub> = 1 Vpk;	60	70	-	dB
ΔV <sub>OITU</sub>	ITU Pop filter output voltage (standard bridge mode)	Eco mode to mute transition and vice versa	-	-	4	mV
		Mute to Play and Play to Mute transition <sup>(3)</sup>	-	0	-	mV
<b>Clipping detector</b>						
CD <sub>LK</sub>	Clip det high leakage current	CD off, V = 3.3 V	-	0	1	μA
CD <sub>SAT</sub>	Clip det sat. voltage	CD on; I <sub>CD</sub> = 1 mA	-	50	-	mV
CD1 <sub>THD</sub>	Clip det THD threshold 1	-	-	2	3	%
CD2 <sub>THD</sub>	Clip det THD threshold 2	-	4	6	8	%
CD3 <sub>THD</sub>	Clip det THD threshold 3	-	9	12	14	%
<b>Turn on diagnostics for parallel mode configuration</b>						
P <sub>gnd</sub>	Short to GND det. (below this limit, the output is considered in short circuit to GND)	-	-	-	1	V
P <sub>vs</sub>	Short to V <sub>s</sub> det. (above this limit, the output is considered in short circuit to V <sub>s</sub> )	-	V <sub>s</sub> - 1	-	-	V

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Pnop	Normal operation thresholds. (within these limits, the output is considered without faults).	-	2	-	$V_S - 2$	V
Lsc	Shorted load det.	-	-	-	0.7	$\Omega$
Lop	Normal load det.	-	1.3	-	30	$\Omega$
Lnop	Open load det.	-	70	-	-	$\Omega$
<b>Turn-on diagnostic for parallel mode configuration</b>						
Lsc	Shorted load det.	-	-	-	0.35	$\Omega$
Lop	Normal load det.	-	0.65	-	15	$\Omega$
Lnop	Open load det.	-	35	-	-	$\Omega$
Rss	Soft Short Diagnostic threshold (below this value, soft short resistance is recognized)	-	500	-	-	$\Omega$
<b>Turn-on diagnostic for line driver mode configuration</b>						
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	-	-	-	1	V
Pvs	Short to $V_S$ det. (above this limit, the output is considered in short circuit to $V_S$ )	-	$V_S - 1$	-	-	V
Pnop	Normal operation thresholds. (within these limits, the output is considered without faults).	-	2	-	$V_S - 2$	V
Lsc	Shorted load det.	-	-	-	20	$\Omega$
Lop	Normal load det.	-	60	-	1400	$\Omega$
Lnop	Open load det.	-	2600	-	-	$\Omega$
Rss	Soft Short Diagnostic threshold (below this value, soft short resistance is recognized)	-	5.8 <sup>(4)</sup>	-	-	k $\Omega$
<b>AC-diagnostic</b>						
I <sub>ACTRESH</sub>	AC diagnostic current threshold	IB4 – D4= '0'	250	375	500	mA
		IB4 – D4= '1'	125	187	250	mA

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Permanent diagnostics</b>						
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power amplifier in Mute or Play, one or more short circuits protection activated	-	-	1	V
Pvs	Short to $V_s$ det. (above this limit, the Output is considered in short circuit to $V_s$ )	-	$V_s - 1$	-	-	V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults)	-	2	-	$V_s - 2$	V
L <sub>SC</sub>	Shorted load det.	Parallel mode	-	-	0.35	Ω
		Speaker mode	-	-	0.7	
		Line driver mode	-	-	20	
L <sub>OP</sub>	Normal load det.	Parallel mode	0.65	-	-	Ω
		Speaker mode	1.3	-	-	
		Line driver mode	60	-	-	
T <sub>ph</sub>	Thermal protection junction temperature	Attenuation ≥60 dB	-	165	-	°C
T <sub>pl</sub>		Attenuation <0.5 dB	-	155	-	°C
T <sub>w1</sub>	Thermal warning junction temperature <sup>(5)</sup>	-	-	Tpl-5	-	°C
T <sub>w2</sub>		-	-	Tpl-10	-	°C
T <sub>w3</sub>		-	-	Tpl-20	-	°C
T <sub>w4</sub>		-	-	Tpl-30	-	°C
<b>I<sup>2</sup>C bus interface</b>						
f <sub>SCL</sub>	Clock frequency	-	-	-	400	kHz
V <sub>IL</sub>	Input low voltage	-	-	-	0.8	V
V <sub>IH</sub>	Input high voltage	-	1.3	-	-	V
V <sub>olmax</sub>	Maximum I2C data pin low voltage when current I <sub>sink</sub> is sunked	I <sub>sink</sub> = 2 mA	-	-	0.27	V
		I <sub>sink</sub> = 8 mA	-	-	0.7	V
I <sub>limax</sub>	Maximum input leakage current	V = 3.6 V	-	-	1	μA
<b>STBY pin</b>						
V <sub>ILSTBY</sub>	Input low voltage	-	-	-	1.2	V
V <sub>IHSTBY</sub>	Input high voltage	-	2.4	-	-	V


**Table 5. Electrical characteristics (continued)**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{ILSTBY}$	Logic '0' output current	$V_{IN} = 0.45\text{ V}$	-	-	1	$\mu\text{A}$
$I_{IHSTBY}$	Logic '1' input current	$V_{IN} = 2.3\text{ V}$ (IB0 D4=0)	-	-	1	$\mu\text{A}$
<b>I<sup>2</sup>S pins</b>						
$V_{IL-I2S}$	Input low voltage	-	-	-	0.8	V
$V_{IH-I2S}$	Input high voltage	-	1.3	-	-	V
$I_{IH}$	Input high current	@ $V_I = 3.3\text{ V}$	-	-	1	$\mu\text{A}$
$I_{IL}$	Input low current	@ $V_I = 0\text{ V}$	-	-	1	$\mu\text{A}$
<b>Unmute hardware (pin 13)</b>						
$V_{HW\_UNMUTE}$	Hardware unmute threshold (PSO36 only)	Attenuation $\geq 60\text{ dB}$	-	-	1.2	V
		Attenuation $< 0.5\text{ dB}$	2.6	-	-	V
$I_{UNMUTE}$	Input high current	@ $V_I = 3.3\text{ V}$	-	-	1	$\mu\text{A}$
	Input low current	@ $V_I = 0\text{ V}$	-	-	1	$\mu\text{A}$


1. Square-wave input / saturated output.
2. Evaluated at bench during product validation.
3. Guaranteed by design (intrinsically immune from any pop at mute to play and play to mute transitions)
4. The values are the ones that guarantee the correct working of the diagnostic. Since the value is strongly dependent on the loudspeaker, we decided to target the values for the limits of open load and short load diagnostic.
5. Thermal warning junction temperature values could be changed via I<sup>2</sup>C bits IB5-d6,d7.

### 3.4 Electrical characteristics typical curves

**Figure 5. Quiescent current vs. supply voltage**




**Figure 6. Output power vs. supply voltage (4 Ω)**







**Figure 7. Output power vs. supply voltage (2 Ω, STD mode)**




**Figure 8. Distortion vs. output power (4 Ω, STD mode)**




**Figure 9. Distortion vs. output power (4 Ω, SBI mode)**



**Figure 10. Distortion vs. output power (2 Ω, STD mode)**



**Figure 11. Distortion vs. output power (2 Ω, SBI mode)**



**Figure 12. Distortion vs. frequency (4 Ω)**




Figure 13. Distortion vs. frequency (2 Ω)




Figure 14. Distortion vs. output power (4 Ω,  $V_s = 6\text{ V}$ )




Figure 15. Distortion vs. output power (2 Ω,  $V_s = 6\text{ V}$ )




Figure 16.  $V_o$  vs.  $V_{in}$  (Gv1-2-3-4 settings)




Figure 17.  $V_o$  vs.  $V_{in}$  (Gv1-2-3-4 settings + 6 dB dig. gain)







Figure 18. Distortion vs. output voltage (LD-Gv2)




**Figure 19. Distortion vs. output voltage (LD-Gv3)**




**Figure 20. Distortion vs. output voltage (LD-Gv4)**




**Figure 21. Output attenuation vs. Vs**




**Figure 22. Crosstalk vs. frequency (STD mode)**




**Figure 23. Crosstalk vs. frequency (SBI mode)**



**Figure 24. Supply voltage rejection vs. frequency**




**Figure 25. Total power dissipation & efficiency vs. Po (4 Ω, STD, Sine)**




GADG0803170956PS

**Figure 26. Total power dissipation & efficiency vs. Po (4 Ω, SBI, Sine)**




GADG0803171132PS

**Figure 27. Total power dissipation & efficiency vs. Po (2 Ω, SBI, Sine)**




GADG3105161509PS

**Figure 28. Power dissipation vs. average Po (audio program simulation, 4 Ω)**




GADG3105161533PS

**Figure 29. Power dissipation vs. average Po (audio program simulation, 2 Ω)**



GADG3105161550PS

**Figure 30. ITU R-ARM frequency response, weighting filter for transient pop**



GAPGPS00153

## 4 Operation states

TDA7803A functionality is regulated by means of a finite state machine.

Finite state machine diagram is reported in [Figure 31](#).

Main states are:

- Standby
- ECO-mode
- Amplifier mode
- Turn-on diagnostic
- Permanent diagnostic

### 4.1 Standby state

When STBY pin is under VILSTBY voltage the amplifier is in stand-by state and the current consumption is very low.

### 4.2 ECO-mode state

When STBY pin is over VIHSTBY the amplifier is in a state of low current absorption, the ECO-mode. The short circuit protections are active and the amplifier is ready for receiving commands from micro-controller through I<sup>2</sup>C interface.

Outputs and A3V3 supply are biased at 0 V.

### 4.3 Amplifier-mode state

When TDA7803A is in ECO-mode state, IB7-d0 is set to "1", (Amplifier-ON), and I<sup>2</sup>S clock is present the amplifier moves to Amplifier-mode state.

The outputs are biased from 0 V to V<sub>cc</sub>/2 and the current consumption reaches "I<sub>q</sub>" level until the amplifier is set in MUTE or in PLAY with low level signal. User can move the amplifier from MUTE to PLAY and viceversa acting on IB2-d4, d3 bits.

A hardware unmute pin is available in PSO36 package only.

### 4.4 Turn-on and permanent diagnostic

TDA7803A provides a powerful and precise diagnostic both with speaker and line driver loads.

There are two main diagnostic states:

- Turn-on diagnostic
- Permanent diagnostic.


The Turn-on diagnostic could be run in ECO-mode state and is suggested for sensing the presence of faults before amplifier turn-on, in order to avoid unwanted or dangerous conditions due to wrong connections or absence of load.



The Permanent diagnostic is automatically run by TDA7803A when a fault occurs during PLAY and over current protections are triggered.

Turn-on and Permanent diagnostic functionality are described in [Section 6](#).

**Figure 31. State diagram**




GAPGPS03069

## 5 Operation compatibility vs. battery

Here below the operation compatibility vs. the battery value is shown. For each battery voltage range, only a limited number of functions are available as it is shown below:

**Figure 32. Operation compatibility vs. battery**



## 6 Functional description

### 6.1 Voltage regulators timing

Pins D3V3 and A3V3 are respectively digital and analog internal regulators outputs. The D3V3 rises right after the STBY pin is at the logical value "1" and its rising time depends on the filter capacitor; the minimum value suggested for this filter is 4.7  $\mu$ F.

The A3V3 rises after any command that moves the amplifier from ECO - mode; the rising time depends on the combined effect of the external capacitor on the pin and of an internal 2 ms ramp: if the capacitor value is 22  $\mu$ F or lower, the internal ramp effect is dominant and the rising time will be about 2 ms. On the other hand, when the capacitor has a higher value, the rise time will be higher as well. The suggested value for this capacitor is 22  $\mu$ F at least.

### 6.2 Turn-on diagnostic description

The turn-on diagnostic is triggered on the rising edge of bit IB4 D0 when IB7 D0 is "0". This happens when the amplifier is in ECO - mode. It is possible to run one or more turn-on diagnostic sequences according to the following procedure:

1. wait the previous cycle is over
2. read the data bytes DB1, DB2, DB3 and DB4

Please note that all these instructions must be sent while the amplifier is still in ECO - mode (IB7 D0 = "0"), otherwise they won't be executed.

Turn-on diagnostic does not start if  $V_{CC}$  is below 8 V or one of the muting condition is present, (low battery mute, high voltage mute, PLL-unlock mute, thermal mute, hardware pin mute).

*Note:* The diagnostic enable bit (IB4 D0) must be set before the amplifier mode bit (IB7 D0). DB1, DB2, DB3 must be read before DB4 (after DB4 is read the DB1-2-3-4 are reset).

The detected faults are here described:

**Soft Short to GND:** it detects the presence of a resistor (see [Table 5](#) in "Turn-on diagnostic" section) connected between an output and ground, which could result in a wrong open load or short across load diagnostic result (causing an anomalous current consumption in some cases).

**Soft Short to VS:** it detects the presence of a resistor (see [Table 5](#) in "Turn-on diagnostic" section) connected between an output and battery, which could result in a wrong open load or short across load diagnostic result (causing an anomalous current consumption in some cases).

**Short to GND:** it detects the hard connection between an output and ground. The value of the short is able to pull the output between 1.5 V and ground.

**Short to VS:** it detects the hard connection between an output and battery. The value of the short is able to pull the output between (battery - 1.5 V) and battery.

**Short across the speaker:** it detects the hard connection across the speaker that is below a certain value. This value guarantees that the IC is able to drive any speaker configuration within the range specified in the datasheet.