



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



DATA SHEET

TDA8007B

Double multiprotocol IC card
interface

Product specification
Supersedes data of 2002 Nov 15

2003 Feb 18

Double multiprotocol IC card interface**TDA8007B**

CONTENTS	15	PACKAGE OUTLINE	
1	FEATURES	16	SOLDERING
2	APPLICATIONS	16.1	Introduction to soldering surface mount packages
3	GENERAL DESCRIPTION	16.2	Reflow soldering
4	QUICK REFERENCE DATA	16.3	Wave soldering
5	ORDERING INFORMATION	16.4	Manual soldering
6	BLOCK DIAGRAM	16.5	Suitability of surface mount IC packages for wave and reflow soldering methods
7	PINNING	17	DATA SHEET STATUS
8	FUNCTIONAL DESCRIPTION	18	DEFINITIONS
8.1	Interface control	19	DISCLAIMERS
8.1.1	Multiplexed configuration		
8.1.2	Non-multiplexed configuration		
8.2	Control registers		
8.2.1	General registers		
8.2.2	ISO UART registers		
8.2.3	Card registers		
8.2.4	Register summary		
8.3	Supplies and voltage supervisor		
8.4	Step-up converter		
8.5	ISO 7816 security		
8.6	Activation sequence		
8.7	Deactivation sequence		
9	LIMITING VALUES		
10	HANDLING		
11	THERMAL CHARACTERISTICS		
12	CHARACTERISTICS		
13	TIMING		
14	APPLICATION INFORMATION		

Double multiprotocol IC card interface

TDA8007B

1 FEATURES

- Control and communication through an 8-bit parallel interface, compatible with multiplexed or non-multiplexed memory access
- Specific ISO UART with parallel access input/output for automatic convention processing, variable baud rate through frequency or division ratio programming, error management at character level for T = 0 and extra guard time register
- FIFO for 1 to 8 characters in reception mode
- Parity error counter in reception mode and in transmission mode with automatic re-transmission
- Dual V_{CC} generation: 5 V ± 5%, 65 mA (max.); 3 V ± 8%, 50 mA (max.) or 1.8 V ± 10%, 30 mA (max.); with controlled rise and fall times
- Dual cards clock generation (up to 10 MHz), with three times synchronous frequency doubling (f_{XTAL} , $1/2f_{XTAL}$, $1/4f_{XTAL}$ and $1/8f_{XTAL}$)
- Cards clock stop (at HIGH or LOW level) or 1.25 MHz (from internal oscillator) for cards Power-down mode
- Automatic activation and deactivation sequence through an independent sequencer
- Supports the asynchronous protocols T = 0 and T = 1 in accordance with:
 - ISO 7816 and EMV 3.1.1 (TDA8007BHL/C2 and TDA8007BHL/C3)
 - ISO 7816 and EMV 2000 (TDA8007BHL/C3)
- Versatile 24-bit time-out counter for Answer To Reset (ATR) and waiting times processing
- Specific Elementary Time Unit (ETU) counter for Block Guard Time (BGT): 22 in T = 1 and 16 in T = 0
- Minimum delay between two characters in reception mode:
 - in Protocol T = 0:
 - 12 ETU (TDA8007BHL/C2)
 - 11.8 ETU (TDA8007BHL/C3)
 - in Protocol T = 1:
 - 11 ETU (TDA8007BHL/C2)
 - 10.8 ETU (TDA8007BHL/C3)
- Supports synchronous cards
- Current limitations in the event of short-circuit (pins I/O1, I/O2, V_{CC1}, V_{CC2}, RST1 and RST2)
- Special circuitry for killing spikes during power-on/power-off
- Supply supervisor for power-on/power-off reset

- Step-up converter (supply voltage from 2.7 to 6 V), doubler, tripler or follower according to V_{CC} and V_{DD}
- Additional input/output pin allowing use of the ISO UART for another analog interface (pin I/OAUX)
- Additional interrupt pin allowing detection of level toggling on an external signal (pin INTAUX)
- Fast and efficient swapping between the three cards due to separate buffering of parameters for each card
- Chip select input allowing use of several devices in parallel and memory space paging
- Enhanced ESD protections on card side: 6 kV (min.)
- Software library for easy integration within the application
- Power-down mode for reducing current consumption when no activity.

2 APPLICATIONS

- Multiple smart card readers for multiprocessor applications (EMV banking, digital pay TV and access control, etc.).

3 GENERAL DESCRIPTION

The TDA8007BHL/C is a cost-effective card interface for dual smart card readers. Controlled through a parallel bus, it meets all requirements of:

- ISO 7816, GSM 11-11 and EMV 3.1.1 (TDA8007BHL/C2 and TDA8007BHL/C3)
- ISO 7816, GSM 11-11 and EMV 2000 (TDA8007BHL/C3).

It may be interfaced to the ports P0, P1 and P2 of a 80C51 family microcontroller, and be addressed as a memory through MOVX instructions. It may also be addressed on a non-multiplexed 8-bit data bus, by means of address registers AD0, AD1, AD2 and AD3. The integrated ISO UART and the time-out counters allow easy use even at high baud rates with no real time constraints. Due to its chip select, external input/output and interrupt features, it greatly simplifies the realization of a reader of any number of cards. It gives the cards and the reader a very high level of security, due to its special hardware against ESD, short-circuiting, power failure, etc. The integrated step-up converter allows operation within a supply voltage range of 2.7 to 6 V; it may be supplied with a voltage higher than the IC's supply.

A software library has been developed that covers all actions required for T = 0 and T = 1 and synchronous protocols (see application note "AN01054").

Double multiprotocol IC card interface

TDA8007B

4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DD}	supply voltage		2.7	–	6	V
V_{DDA}	supply voltage for step-up converter		V_{DD}	–	6	V
$I_{DD(pd)}$	supply current in Power-down mode	$V_{DD} = 3.3$ V; cards inactive; XTAL oscillator stopped	–	–	350	μ A
		$V_{DD} = 3.3$ V; cards active at $V_{CC} = 5$ V; CLK stopped; XTAL oscillator stopped	–	–	3	mA
$I_{DD(sm)}$	supply current in sleep mode	cards powered at 5 V; clock stopped	–	–	5.5	mA
$I_{DD(oper)}$	supply current in operating mode	$V_{DD} = 3.3$ V; $f_{XTAL} = 20$ MHz; $V_{CC1} = V_{CC2} = 5$ V; $I_{CC1} + I_{CC2} = 80$ mA	–	–	315	mA
V_{CC}	card supply output voltage	5 V card including static loads with 40 nC dynamic loads on 200 nF capacitor	4.75	5.0	5.25	V
			4.6	–	5.4	V
		3 V card including static loads with 24 nC dynamic loads on 200 nF capacitor	2.78	–	3.22	V
			2.75	–	3.25	V
		1.8 V card including static loads with 12 nC dynamic loads on 200 nF capacitor	1.65	–	1.95	V
			1.62	–	1.98	V
I_{CC}	card supply output current	5 V card; operating	–	–	65	mA
		3 V card; operating	–	–	50	mA
		1.8 V card; operating	–	–	30	mA
		overload detection	–	100	–	mA
$I_{CC1} + I_{CC2}$	sum of both card supply output currents	operating; 5 and 3 V cards	–	–	80	mA
SR	slew rate on V_{CC} (rise and fall)	$C_{L(max)} = 300$ nF	0.05	0.16	0.22	V/ μ s
t_{deact}	deactivation cycle duration		–	–	150	μ s
t_{act}	activation cycle duration		–	–	225	μ s
f_{XTAL}	crystal frequency		4	–	20	MHz
f_{ext}	external frequency	applied to pin XTAL1	0	–	20	MHz
T_{amb}	ambient temperature		–40	–	+85	$^{\circ}$ C

Double multiprotocol IC card interface

TDA8007B

5 ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TDA8007BHL/C2	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
TDA8007BHL/C3	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2

6 BLOCK DIAGRAM




Fig.1 Block diagram.

Double multiprotocol IC card interface

TDA8007B

7 PINNING

SYMBOL	PIN	DESCRIPTION
RSTOUT	1	PMOS open-drain output for resetting external devices
I/OAUX	2	input or output for an I/O line from an auxiliary smart card interface
I/O1	3	input or output for the data line to/from card 1 (ISO C7 contact)
C81	4	auxiliary I/O for ISO C8 contact (synchronous cards, for instance) for card 1
PRES1	5	card 1 presence contact input (active HIGH)
C41	6	auxiliary I/O for ISO C4 contact (synchronous cards, for instance) for card 1
CGND1	7	ground for card 1; must be connected to GND
CLK1	8	clock output to card 1 (ISO C3 contact)
V _{CC1}	9	card 1 supply output voltage (ISO C1 contact)
RST1	10	card 1 reset output (ISO C2 contact)
I/O2	11	input or output for the data line to/from card 2 (ISO C7 contact)
C82	12	auxiliary I/O for ISO C8 contact (synchronous cards, for instance) for card 2
PRES2	13	card 2 presence contact input (active HIGH)
C42	14	auxiliary I/O for ISO C4 contact (synchronous cards, for instance) for card 2
CGND2	15	ground for card 2; must be connected to GND
CLK2	16	clock output to card 2 (ISO C3 contact)
V _{CC2}	17	card 2 supply output voltage (ISO C1 contact)
RST2	18	card 2 reset output (ISO C2 contact)
GND	19	ground
V _{UP}	20	connection for the step-up converter capacitor; connect a low ESR capacitor of 220 nF to AGND
SAP	21	contact 1 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SAP and SAM
SBP	22	contact 3 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SBP and SBM
V _{DDA}	23	positive analog supply voltage for the step-up converter; may be higher than V _{DD} ; decouple with a good quality capacitor to GND
SBM	24	contact 4 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SBP and SBM
AGND	25	analog ground for the step-up converter
SAM	26	contact 2 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SAP and SAM
V _{DD}	27	positive supply voltage; decouple with a good quality capacitor to GND
D0	28	input/output of data 0 or address 0
D1	29	input/output of data 1 or address 1
D2	30	input/output of data 2 or address 2
D3	31	input/output of data 3 or address 3
D4	32	input/output of data 4 or address 4
D5	33	input/output of data 5 or address 5
D6	34	input/output of data 6 or address 6
D7	35	input/output of data 7 or address 7

Double multiprotocol IC card interface

TDA8007B

SYMBOL	PIN	DESCRIPTION
\overline{RD}	36	read selection input; read or write in non-multiplexed configuration (active LOW)
\overline{WR}	37	write selection input; enable in case of non-multiplexed configuration (active LOW)
\overline{CS}	38	chip select input (active LOW)
ALE	39	address latch enable input in case of multiplexed configuration; connect to V_{DD} in non-multiplexed configuration
INT	40	NMOS interrupt output (active LOW)
INTAUX	41	auxiliary interrupt input
AD3	42	register selection address 3 input
AD2	43	register selection address 2 input
AD1	44	register selection address 1 input
AD0	45	register selection address 0 input
XTAL2	46	connection for an external crystal
XTAL1	47	connection for an external crystal or input for an external clock signal
DELAY	48	connection for an external delay capacitor




Fig.2 Pin configuration.

Double multiprotocol IC card interface

TDA8007B

8 FUNCTIONAL DESCRIPTION

Throughout this specification, it is assumed that the reader is aware of "ISO 7816 norm" terminology.

8.1 Interface control

The TDA8007BHL/C can be controlled via an 8-bit parallel bus (bits D0 to D7).

8.1.1 MULTIPLEXED CONFIGURATION

If a microcontroller with a multiplexed address and data bus (such as the 80C51) is used, then pins D0 to D7 may be directly connected to ports P0 to P7.

Automatic switching to the multiplexed bus configuration (see Fig.3) occurs:

- In TDA8007BHL/C2; if a rising edge is detected on signal ALE and \overline{CS} is LOW
- In TDA8007BHL/C3; if a rising edge is detected on signal ALE.

In this event, pins AD0 to AD3 play no role and may be tied to V_{DD} or ground.

When signal $\overline{CS} = \text{LOW}$ (see Fig.4), the demultiplexing of address and data is performed internally using signal ALE, a LOW pulse on pin RD allows the selected register to be

read, a LOW pulse on pin \overline{WR} allows the selected register to be written to.

Using a 80C51 microcontroller, the TDA8007BHL/C is simply controlled with MOVX instructions.

8.1.2 NON-MULTIPLEXED CONFIGURATION

If pin ALE is tied to V_{DD} or ground, the TDA8007BHL/C will be in the non-multiplexed configuration. In this case, the address bits are determined by means of pins AD0 to AD3; the read or write control signal is on pin \overline{RD} and a data write or read active LOW enable signal is on pin \overline{WR} .

In non-multiplexed bus configuration, signals \overline{CS} and \overline{WR} play the same role.

In read operations (see Fig.5) with signal $\overline{RD} = \text{HIGH}$, the data corresponding to the chosen address is available on the bus when both signals \overline{CS} and \overline{WR} are LOW.

In write operations (see Figs.6 and 7) with signal $\overline{RD} = \text{LOW}$, the data present on the bus is written when signals \overline{CS} and \overline{WR} are LOW.

In both configurations, the TDA8007BHL/C is selected only when signal $\overline{CS} = \text{LOW}$. Signal \overline{INT} is an active LOW interrupt signal.





Fig.3 Multiplexed bus recognition.


Double multiprotocol IC card interface

TDA8007B



FCE680

Fig.4 Control with multiplexed bus (read and write).




FCE840

Fig.5 Control with non-multiplexed bus (read).


Double multiprotocol IC card interface

TDA8007B



FCE841

Fig.6 Control with non-multiplexed bus (write release with signal \overline{CS}).



FCE842

Fig.7 Control with non-multiplexed bus (write release with signal \overline{EN}).

Double multiprotocol IC card interface

TDA8007B

8.2 Control registers

The TDA8007BHL/C has two complete analog interfaces which can drive cards 1 and 2. The data to and from these two cards shares the same ISO UART. The data to and from a third card (card 3), externally interfaced (with a TDA8020 or TDA8004 for example), may also share the same ISO UART.

Cards 1, 2 and 3 have dedicated registers for setting the parameters of the ISO UART (see Fig.8):

- Programmable Divider Register (PDR)
- Guard Time Register (GTR)
- UART Configuration Register 1 (UCR1)
- UART Configuration Register 2 (UCR2)
- Clock Configuration Register (CCR).

Cards 1 and 2 also have dedicated registers for controlling their power and clock configuration. The Power Control Register (PCR) for card 3 is controlled externally. Register PCR is also used for writing or reading on the auxiliary card contacts C4 and C8.

Card 1, 2 or 3 can be selected via the Card Select Register (CSR). When one card is selected, the corresponding parameters are used by the ISO UART. Register CSR also contains one bit for resetting the ISO UART (bit $\overline{RIU} = 0$). This bit is reset after power-on and must be set to logic 1 before starting with any one of the cards. It may be reset by software when necessary.

When the specific parameters of the cards have been programmed, the UART may be used with the following registers:

- UART Receive Register (URR)
- UART Transmit Register (UTR)
- UART Status Register (USR)
- Mixed Status Register (MSR).

In reception mode, a FIFO of 1 to 8 characters may be used and is configured with the FIFO Control Register (FCR). This register is also used for the automatic re-transmission of Not Acknowledged (NAK) characters in transmission mode.

The Hardware Status Register (HSR) gives the status of the supply voltage, of the hardware protections and of the card movements.


Registers HSR and USR give interrupts on pin \overline{INT} when some of their bits have been changed.

Register MSR does not give interrupts and may be used in the polling mode for some operations; for this use, some of the interrupt sources within the registers USR and HSR may be masked.

A 24-bit time-out counter may be started to give an interrupt after a number of ETU programmed into the Time-Out Registers TOR1, TOR2 and TOR3. This will help the microcontroller in processing different real-time tasks (ATR, WWT, BWT, etc.). This counter is configured with a Time-Out counter Configuration (TOC) register. It may be used as a 24-bit counter or as a 16-bit plus 8-bit counter. Each counter can be set to start counting once data has been written, or on detection of a START bit on the I/O, or as auto-reload.

Double multiprotocol IC card interface

TDA8007B



FCE682

Fig.8 Summary of registers.

Double multiprotocol IC card interface

TDA8007B

8.2.1 GENERAL REGISTERS

8.2.1.1 Card select register

The Card Select Register (CSR) is used for selecting the card on which the UART will act, and also to reset the ISO UART.

Table 1 Register CSR (address 00H; write and read); note 1

7	6	5	4	3	2	1	0
CS7	CS6	CS5	CS4	$\overline{\text{RIU}}$	SC3	SC2	SC1

Note

1. Register value at reset: all significant bits are cleared after reset, except bits CS7 to CS4 which are set to their default value.

Table 2 Description of CSR bits; note 1

BIT	SYMBOL	DESCRIPTION
7	CS7	IC identification. Default value for identifying the IC: 0010 = TDA8007BHL/C2 0011 = TDA8007BHL/C3
6	CS6	
5	CS5	
4	CS4	
3	$\overline{\text{RIU}}$	Reset ISO UART. When reset, this bit resets a large part of the UART registers to their initial value. Bit $\overline{\text{RIU}}$ must be reset before any activation; logic 0 for at least 10 ns duration. Bit $\overline{\text{RIU}}$ must be set to logic 1 by software before any action on the UART can take place.
2	SC3	Select Card 3. If bit SC3 = 1, then card 3 is selected.
1	SC2	Select Card 2. If bit SC2 = 1, then card 2 is selected.
0	SC1	Select Card 1. If bit SC1 = 1, then card 1 is selected.

Note

1. Bits SC1, SC2 and SC3 must be set one at a time. After reset, no card is selected by default.

8.2.1.2 Hardware status register

The Hardware Status Register (HSR) gives the status of the chip after a hardware problem has been detected.

Table 3 Register HSR (address 0FH; read only); note 1

7	6	5	4	3	2	1	0
HS7	PRTL2	PRTL1	SUPL	PRL2	PRL1	INTAUXL	PTL

Note

1. Register value at reset: all significant bits are cleared after reset, except bit SUPL which is set within pulse RSTOUT.

Double multiprotocol IC card interface

TDA8007B

Table 4 Description of HSR bits.

BIT	SYMBOL	DESCRIPTION
7	HS7	not used
6	PRTL2	Protection 2. Bit PRTL2 = 1 when a fault has been detected on card reader 2. Bit PRTL 2 is the OR-function of the protection on pin V _{CC2} and pin RST2.
5	PRTL1	Protection 1. Bit PRTL1 = 1 when a fault has been detected on card reader 1. Bit PRTL 1 is the OR-function of the protection on pin V _{CC1} and pin RST1.
4	SUPL	Supervisor Latch. Bit SUPL = 1 when the supervisor has been activated.
3	PRL2	Presence Latch 2. Bit PRL2 = 1 when a level change has occurred on pin PRES2.
2	PRL1	Presence Latch 1. Bit PRL1 = 1 when a level change has occurred on pin PRES1.
1	INTAUXL	Auxiliary interrupt change. Bit INTAUXL = 1 if the level on pin INTAUX has been changed.
0	PTL	Overheating. Bit PTL = 1 if overheating has occurred.

When at least one of the bits PRTL2, PRTL1, PRL2, PRL1 or PTL is HIGH, then $\overline{\text{INT}}$ is LOW. The bits having caused the interrupt are cleared when register HSR has been read-out. The same occurs with INTAUXL, if not disabled.

In case of an emergency deactivation (by bits PRTL2, PRTL1, SUPL, PRL2, PRL1 or PTL), bit START (bit 0 in the PCR) is automatically reset by hardware.

At power-on, or after a supply voltage drop-out, bit SUPL is set and pin $\overline{\text{INT}}$ = LOW. Pin $\overline{\text{INT}}$ will return to HIGH level at the end of the alarm pulse RSTOUT (see Fig.13). Bit SUPL will be reset only after a status register read-out outside the alarm pulse.

A minimum time of 2 μs is needed between two successive read operations of register HSR, as well as between reading of register HSR and activation (write in register PCR).

8.2.1.3 Time-out registers

The three Time-Out Registers (TOR1, TOR2 and TOR3) form a programmable 24-bit ETU counter, or two independent counters (one 16-bit and one 8-bit). The value to load in registers TOR1, TOR2 and TOR3 is the number of ETU to count. The time-out counters may only be used when a card is active with a running clock.

Table 5 Register TOR1 (address 09H; write only); note 1

7	6	5	4	3	2	1	0
TOL7	TOL6	TOL5	TOL4	TOL3	TOL2	TOL1	TOL0

Note

1. Register value at reset: all bits are cleared after reset.

Table 6 Register TOR2 (address 0AH; write only); note 1

7	6	5	4	3	2	1	0
TOL15	TOL14	TOL13	TOL12	TOL11	TOL10	TOL9	TOL8

Note

1. Register value at reset: all bits are cleared after reset.

Table 7 Register TOR3 (address 0BH; write only); note 1

7	6	5	4	3	2	1	0
TOL23	TOL22	TOL21	TOL20	TOL19	TOL18	TOL17	TOL16

Note

1. Register value at reset: all bits are cleared after reset.

Double multiprotocol IC card interface

TDA8007B

8.2.1.4 Time-out configuration register

The Time-Out Configuration (TOC) register is used for setting different configurations of the time-out counter as given in Table 9; all other configurations are undefined.

Table 8 Register TOC (address 08H; read and write); note 1

7	6	5	4	3	2	1	0
TOC7	TOC6	TOC5	TOC4	TOC3	TOC2	TOC1	TOC0

Note

1. Register value at reset: all bits are cleared after reset.

Table 9 CARD REGISTERS

TOC VALUE	OPERATING MODE
00H	All counters are stopped.
05H	Counters 2 and 3 are stopped; counter 1 continues to operate in auto-reload mode.
61H	Counter 1 is stopped, and counters 3 and 2 form a 16-bit counter. Counting the value stored in registers TOR3 and TOR2 is started after 61H is written in register TOC. An interrupt is given, and bit TO3 is set within register USR when the terminal count is reached. The counter is stopped by writing 00H in register TOC, and should be stopped before reloading new values in registers TOR2 and TOR3.
65H	Counter 1 is an 8-bit auto-reload counter, and counters 3 and 2 form a 16-bit counter. Counter 1 starts counting the content of register TOR1 on the first START bit (reception or transmission) detected on pin I/O after 65H is written in register TOC. When counter 1 reaches its terminal count, an interrupt is given, bit TO1 in register USR is set, and the counter automatically restarts the same count until it is stopped. It is not allowed to change the content of register TOR1 during a count. Counters 3 and 2 are wired as a single 16-bit counter and start counting the value in registers TOR3 and TOR2 when 65H is written in register TOC. When the counter reaches its terminal count, an interrupt is given and bit TO3 is set within register USR. Both counters are stopped when 00H is written in register TOC. Counters 3 and 2 shall be stopped by writing 05H in register TOC before reloading new values in registers TOR2 and TOR3.
68H	Counters 3, 2 and 1 are wired as a single 24-bit counter. Counting the value stored in registers TOR3, TOR2 and TOR1 is started after 68H is written in register TOC. The counter is stopped by writing 00H in register TOC. It is not allowed to change the content of registers TOR3, TOR2 and TOR1 within a count.
71H	Counter 1 is stopped, and counters 3 and 2 form a 16-bit counter. Counting the value stored in registers TOR3 and TOR2 and is started on the first START bit detected on pin I/O (reception or transmission) after the value has been written, and then on each subsequent START bit. It is possible to change the content of registers TOR3 and TOR2 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The counter is stopped by writing 00H in register TOC. In this configuration, registers TOR3, TOR2 and TOR1 must not be all zero.
75H	Counter 1 is an 8-bit auto-reload counter, and counters 3 and 2 form a 16-bit counter. Counter 1 starts counting the content of register TOR1 on the first START bit (reception or transmission) detected on pin I/O after 75H is written in register TOC. When counter 1 reaches its terminal count, an interrupt is given, bit TO1 in register USR is set, and the counter automatically restarts the same count until it is stopped. Changing the content of register TOR1 during a count is not allowed. Counting the value stored in registers TOR3 and TOR2 is started on the first START bit detected on pin I/O (reception or transmission) after the value has been written, and then on each subsequent START bit. It is possible to change the content of registers TOR3 and TOR2 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The counter is stopped by writing 00H in register TOC. In this configuration, registers TOR3, TOR2 and TOR1 must not be all zero.

Double multiprotocol IC card interface

TDA8007B

TOC VALUE	OPERATING MODE
7CH	Counters 3, 2 and 1 are wired as a single 24-bit counter. Counting the value stored in registers TOR3, TOR2 and TOR1 is started on the first START bit detected on pin I/O (reception or transmission) after the value has been written, and then on each subsequent START bit. It is possible to change the content of registers TOR3, TOR2 and TOR1 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The counter is stopped by writing 00H in register TOC. In this configuration, registers TOR3, TOR2 and TOR1 must not be all zero.
85H	Same as value 05H, except that all the counters will be stopped at the end of the 12th ETU following the first received START bit detected after 85H has been written in register TOC.
E5H	Same configuration as value 65H, except that counter 1 will be stopped at the end of the 12th ETU following the first START bit detected after E5H has been written in register TOC.
F1H	Same configuration as value 71H, except that the 16-bit counter will be stopped at the end of the 12th ETU following the first START bit detected after F1H has been written in register TOC.
F5H	Same configuration as value 75H, except the two counters will be stopped at the end of the 12th ETU following the first START bit detected after F5H has been written in register TOC.

The time-out counter is very useful for processing the clock counting during ATR, the Work Waiting Time (WWT) or the waiting times defined in protocol T = 1. It should be noted that the 200 and n_{max} clock counter ($n_{max} = 384$ for TDA8007BHL/C2; $n_{max} = 368$ for TDA8007BHL/C3) used during ATR is done by hardware when the start session is set, specific hardware controls the functionality of BGT in T = 1 and T = 0 protocols and a specific register is available for processing the extra guard time.

Writing to register TOC is not allowed as long as the card is not activated with a running clock.

Before restarting the 16-bit counter (counters 3 and 2) by writing 61H, 65H, 71H, 75H, F1H or F5H in the TOC; or the 24-bit counter (counters 3, 2 and 1) by writing 68H in the TOC; it is mandatory to stop them by writing 00H in the TOC.

Detailed examples of how to use these specific timers can be found in application note "AN01054".

Double multiprotocol IC card interface

TDA8007B

8.2.2 ISO UART REGISTERS

8.2.2.1 UART transmit register

Table 10 Register UTR (address 0DH; write only); note 1

7	6	5	4	3	2	1	0
UT7	UT6	UT5	UT4	UT3	UT2	UT1	UT0

Note

- 1. Register value at reset: all bits are cleared after reset.

When the microcontroller wants to transmit a character to the selected card, it writes the data in direct convention in the UART Transmit Register (UTR). The transmission:

- Starts at the end of writing (on the rising edge of signal WR) if the previous character has been transmitted and if the extra guard time has expired
- Starts at the end of the extra guard time if this one has not expired
- Does not start if the transmission of the previous character is not completed
- With a synchronous card (bit SAN within register UCR2 is set), only signal D0 is relevant and is copied on pin I/O of the selected card.

8.2.2.2 UART receive register

Table 11 Register URR (address 0DH; read only); note 1

7	6	5	4	3	2	1	0
UR7	UR6	UR5	UR4	UR3	UR2	UR1	UR0

Note

- 1. Register value at reset: all bits are cleared after reset.

When the microcontroller wants to read data from the card, it reads it from the UART Receive Register (URR) in direct convention:

- With a synchronous card, only D0 is relevant and is a copy of the state of the selected card I/O
- When needed, this register may be tied to a FIFO whose length 'n' is programmable between 1 and 8; if n > 1, then no interrupt is given until the FIFO is full and the controller may empty the FIFO when required
- With a parity error:
 - In protocol T = 0; the received byte is not stored in the FIFO and the error counter is incremented. The error counter is programmable between 1 and 8. When the programmed number is reached, then the bit PE is set in the status register USR and INT0 falls LOW. The error counter must be reprogrammed to the desired value after its count has been reached
 - In protocol T = 1; the character is loaded in the FIFO and the bit PE is set whatever the programmed value in the parity error counter
- When the FIFO is full, then the bit RBF in the status register USR is set. This bit is reset when at least one character has been read from URR
- When the FIFO is empty, then the bit FE is set in the status register USR as long as no character has been received.

8.2.2.3 Mixed status register

The Mixed Status Register (MSR) relates the status of pin INTAUX, the cards presence contacts PRES1 and PRES2, the BGT counter, the FIFO empty indication and the transmit or receive ready indicator TBE/RBF. It also gives useful indications when switching the clock to or from 1/2f_{int} and when driving the TDA8007BHL/C with fast controllers.

No bits within register MSR act upon signal INT.

Double multiprotocol IC card interface

TDA8007B

Table 12 Register MSR (address 0CH; read only); note 1

7	6	5	4	3	2	1	0
CLKSW	FE	BGT	CRED	PR2	PR1	INTAUX	TBE/RBF

Note

1. Register value at reset: bits TBE/RBF, BGT and CLKSW are cleared after reset; bits FE and CRED are set after reset.

Table 13 Description of MSR bits.

BIT	SYMBOL	DESCRIPTION
7	CLKSW	Clock switch. Bit CLKSW is set when the TDA8007BHL/C has performed a required clock switch from $\frac{1}{n}f_{XTAL}$ to $\frac{1}{2}f_{int}$, and is reset when the TDA8007BHL/C has performed a required clock switch from $\frac{1}{2}f_{int}$ to $\frac{1}{n}f_{XTAL}$. The application must wait until this bit is set or reset before sending a new command to the card. This bit is reset at power-on.
6	FE	FIFO Empty. Bit FE is set when the reception FIFO is empty. It is reset when at least one character has been loaded in the FIFO.
5	BGT	Block Guard Time. In protocol T = 1, bit BGT is linked with a 22-ETU counter which is started at every START bit on pin I/O. Bit BGT is set if the count is finished before the next START bit. This helps to verify that the card has not answered before 22 ETU after the last transmitted character, or that the reader is not transmitting a character before 22 ETU after the last received character. In protocol T = 0, bit BGT is linked with a 16-ETU counter which is started at every START bit on pin I/O. Bit BGT is set if the count is finished before the next START bit. This helps to verify that the reader is not transmitting a character before 16 ETU after the last received character.
4	CRED	Control ready. It is advised bit CRED is used for driving the TDA8007BHL/C with high speed controllers. Before writing in registers TOC or UTR, or reading from register URR, check if bit CRED is set. If reset, it means that the writing or reading operation will not be correct because the controller is acting faster than the required time for this operation: <ul style="list-style-type: none"> • 3 clock cycles after rising edge \overline{RD} for reading from register URR: $t_{RD(URR)} - t_{W(RD)}$ (see Fig.9). • 3 clock cycles after rising edge \overline{WR} for writing in register UTR: $t_{WR(UTR)} - t_{W(WR)}$ (see Fig.10) • $\frac{3}{31}$ or $\frac{3}{32}$ ETU after rising edge \overline{WR} for writing in register TOC: $t_{WR(TOC)} - t_{W(WR)}$ (see Fig.11) Bit CRED is set at power-on.
3	PR2	Card 2 present. Bit PR2 = 1 when card 2 is present.
2	PR1	Card 1 present. Bit PR1 = 1 when card 1 is present.
1	INTAUX	Auxiliary interrupt. Bit INTAUX is set when pin INTAUX = HIGH and it is reset when pin INTAUX = LOW.
0	TBE/RBF	Transmit Buffer Empty/Receive Buffer Full. Bit TBE/RBF = 1 when: <ul style="list-style-type: none"> • Changing from reception mode to transmission mode • A character has been transmitted by the UART • The reception FIFO is full. Bit TBE/RBF = 0 after power-on or after one of the following: <ul style="list-style-type: none"> • When bit RIU is reset • When a character has been written to register UTR • When at least one character has been read in the FIFO • When changing from transmission mode to reception mode.

Double multiprotocol IC card interface

TDA8007B




Fig.9 Minimum time between two read operations in register URR.





Fig.10 Minimum time between two write operations in register UTR.

Double multiprotocol IC card interface

TDA8007B



Double multiprotocol IC card interface

TDA8007B

8.2.2.4 FIFO control register

The FIFO Control Register (FCR) relates the parity error count and the FIFO length.

Table 14 Register FCR (address 0CH; write only); note 1

7	6	5	4	3	2	1	0
FC7	PEC2	PEC1	PEC0	FC3	FL2	FL1	FL0

Note

1. Register value at reset: all relevant bits are cleared after reset.

Table 15 Description of FCR bits.

BIT	SYMBOL	DESCRIPTION
7	FC7	not used
6	PEC2	Parity Error Count. Bits PEC2, PEC1 and PEC0 determine the number of allowed repetitions in reception or in transmission before setting bit PE in register USR and pulling pin $\overline{\text{INT}}$ to LOW level. The value 000 indicates that, if only one parity error has occurred, bit PE is set; the value 111 indicates that bit PE will be set after 8 parity errors. In protocol T = 0: <ul style="list-style-type: none"> • If a correct character is received before the programmed error number is reached, the error counter will be reset • If the programmed number of allowed parity errors is reached, bit PE in register USR will be set as long as register USR has not been read • If a transmitted character has been NAK by the card, then the TDA8007BHL/C will automatically re-transmit it a number of times equal to the value programmed in bits PEC2, PEC1 and PEC0; the character will be resent at 15 ETU • In transmission mode, if bits PEC2, PEC1 and PEC0 are logic 0, then the automatic re-transmission is invalidated; the character manually rewritten in register UTR will start at 13.5 ETU. In protocol T = 1: <ul style="list-style-type: none"> • The error counter has no action: bit PE is set at the first incorrectly received character.
5	PEC1	
4	PEC0	
3	FC3	not used
2	FL2	FIFO length. Bits FL2, FL1 and FL0 determine the depth of the FIFO: <ul style="list-style-type: none"> • 000 = length 1 • 111 = length 8.
1	FL1	
0	FL0	

8.2.2.5 UART status register

The UART Status Register (USR) is used by the microcontroller to monitor the activity of the ISO UART and that of the time-out counter. If any of the status bits FER, OVR, PE, EA, TO1, TO2 or TO3 are set, then signal $\overline{\text{INT}}$ = LOW. The bit having caused the interrupt is reset 2 μs after the rising edge of signal $\overline{\text{RD}}$ during a read operation of register USR.

If bit TBE/RBF is set and if the mask bit DISTBE/RBF within register UCR2 is not set, then also

signal $\overline{\text{INT}}$ = LOW. Bit TBE/RBF is reset 3 clock cycles after data has been written in register UTR, or 3 clock cycles after data has been read from register URR, or when changing from transmission mode to reception mode.

In order to avoid counting these clock cycles, bit CRED (described in register MSR) may be used.

If LCT mode is used for transmitting the last character, then bit TBE is not set at the end of the transmission.

Double multiprotocol IC card interface

TDA8007B

Table 16 Register USR (address 0EH; read only); note 1

7	6	5	4	3	2	1	0
TO3	TO2	TO1	EA	PE	OVR	FER	TBE/RBF

Note

1. Register value at reset: all bits are cleared after reset.

Table 17 Description of USR bits.

BIT	SYMBOL	DESCRIPTION
7	TO3	Time-Out counter 3. Bit TO3 is set when counter 3 has reached its terminal count.
6	TO2	Time-Out counter 2. Bit TO2 is set when counter 2 has reached its terminal count.
5	TO1	Time-Out counter 1. Bit TO1 is set when counter 1 has reached its terminal count.
4	EA	Early Answer is HIGH if the first START bit on the I/O during ATR has been detected between the first 200 and $n_{\max}^{(1)}$ clock pulses with RST LOW (all activities on the I/O during the first 200 clock pulses with RST LOW are not taken into account) and before the first $n_{\max}^{(1)}$ clock pulses with RST HIGH. These two features are re-initialized at each toggling of RST
3	PE	Parity Error. In protocol T = 0, bit PE = 1 if the UART has detected a number of received characters with parity errors equal to the number written in bits PEC2, PEC1 and PEC0 or if a transmitted character has been NAK by the card a number of times equal to the value programmed in bits PEC2, PEC1 and PEC0. It is set at 10.5 ETU in the reception mode and at 11.5 ETU in the transmission mode. In protocol T = 0, a character received with a parity error is not stored in register FIFO (the card should repeat this character). In protocol T = 1, a character with a parity error is stored in the FIFO and the parity error counter is not active.
2	OVR	Overrun. Bit OVR = 1 if the UART has received a new character whilst register FIFO was full. In this case, at least one character has been lost.
1	FER	Framing Error. Bit FER = 1 when pin I/O was not in the high-impedance state at 10.25 ETU after a START bit. It is reset when register USR has been read-out.
0	TBE/RBF	Transmission Buffer Empty/Reception Buffer Full. Bits TBE and RBF share the same bit within register USR: when in transmission mode the relevant bit is TBE; when in reception mode it is RBF. Bit TBE = 1 when the UART is in transmission mode and when the microcontroller may write the next character to transmit in register UTR. It is reset when the microcontroller has written data in the transmit register or when bit T/R within register UCR1 has been reset either automatically or by software. After detection of a parity error in transmission, it is necessary to wait 13.5 ETU before rewriting the character which has been NAK by the card. (Manual mode, see Table 15). Bit RBF = 1 when register FIFO is full. The microcontroller may read some of the characters in register URR, which clears bit RBF.

Note

1. $n_{\max} = 384$ for TDA8007BHL/C2; $n_{\max} = 368$ for TDA8007BHL/C3.

Double multiprotocol IC card interface

TDA8007B

8.2.3 CARD REGISTERS

When cards 1, 2 or 3 are selected, the following registers may be used for programming some specific parameters.

8.2.3.1 Programmable divider register

The Programmable Divider Registers (PDR1, PDR2 and PDR3) are used for counting the cards clock cycles forming the ETU (see Fig.12). These are auto-reload 8-bit counters.

Table 18 Registers PDR1, PDR2 and PDR3 (address 02H; read and write); note 1

7	6	5	4	3	2	1	0
PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0

Note

1. Register value at reset: all bits are cleared after reset.




Fig.12 Elementary Time Unit (ETU) generation.

8.2.3.2 UART configuration register 2

The UART Configuration Registers 2 (UCR12, UCR22 and UCR32) relate the UART configuration.

Table 19 Registers UCR12, UCR22 and UCR32 (address 03H; read and write); note 1

7	6	5	4	3	2	1	0
UC27	DISTBE/RBF	DISAUX	PDWN	SAN	AUTOCONV	CKU	PSC

Note

1. Register value at reset: all relevant bits are cleared after reset.

Double multiprotocol IC card interface

TDA8007B

Table 20 Description of UCR2 bits.

BIT	SYMBOL	DESCRIPTION
7	UC27	not used
6	DISTBE/RBF	Disable TBE/RBF interrupt bit. If bit DISTBE/RBF = 1, then reception or transmission of a character will not generate an interrupt. This feature is useful for increasing communication speed with the card; in this case, a copy of the bit TBE/RBF within register MSR must be polled (and not the original) in order not to lose priority interrupts which can occur in register USR.
5	DISAUX	Disable auxiliary interrupt. If bit DISAUX in register UCR2 is set, then a change on pin INTAUX will not generate an interrupt, but bit INTAUXL will be set. Therefore, it is necessary to read register HSR before bit DISAUX is to be reset to avoid an interrupt by bit INTAUXL. In order to avoid an interrupt during a change of card, it is better to set bit DISAUX in register UCR2 for all cards.
4	PDWN	Power-down mode. If bit PDWN is set by software, the crystal oscillator is stopped. This mode allows low power consumption in applications where this is required. During the Power-down mode, it is not possible to select a card other than the one currently selected. There are five ways of escaping from the Power-down mode: <ul style="list-style-type: none"> • Insert card 1 or card 2 • Withdraw card 1 or card 2 • Select the TDA8007BHL/C by resetting bit CS (this assumes that the TDA8007BHL/C had been deselected after setting Power-down mode) • Bit INTAUXL has been set due to a change on pin INTAUX • If pin CS = LOW permanently, reset bit PDWN by software. After any of these events, the TDA8007BHL/C will leave the Power-down mode. Except in the case of a read operation of register HSR, signal $\overline{\text{INT}}$ will be pulled to LOW level. The system microcontroller may then read the status registers after 5 ms, and signal $\overline{\text{INT}}$ will return to HIGH level (if the system microcontroller has woken the TDA8007BHL/C by re-selecting it, then no bits will be set in the status registers). Note that the Power-down mode can only be entered if bit SUPL has been cleared.
3	SAN	Synchronous/asynchronous card. Bit SAN = 1 by software if a synchronous card is expected. The UART is then bypassed and only bit 0 in registers URR and UTR is connected to pin I/O. In this case the clock is controlled by bit SC in register CCR.
2	AUTOCONV	Auto convention. If bit $\overline{\text{AUTOCONV}}$ = 1, then the convention is set by software using bit CONV in register UCR1. If the bit is reset, then the configuration is automatically detected on the first received character whilst the start session (bit SS) is set. Bit $\overline{\text{AUTOCONV}}$ must not be changed during a card session.
1	CKU	Clock UART. For baud rates other than those given in Table 21, there is the possibility to set bit CKU = 1. In this case, the ETU will last half the number of card clock cycles equal to prescaler PDRx. Note that bit CKU = 1 has no effect if $f_{\text{CLK}} = f_{\text{XTAL}}$. This means, for example, that 76800 baud is not possible when the card is clocked with the external frequency on pin XTAL1.
0	PSC	PreScale Select. If bit PSC = 1, then the prescaler value is 32. If bit PSC = 0, then the prescaler value is 31. One ETU will last a number of cards clock cycles equal to prescaler PDRx. All baud rates specified in the ISO 7816 norm are achievable with this configuration (see Table 21).

Double multiprotocol IC card interface

TDA8007B

Table 21 Baud rate selection using values F and D; card clock frequency $f_{CLK} = 3.58$ MHz for PSC = 31 and $f_{CLK} = 4.92$ MHz for PSC = 32 (example; in the table 31;12 means prescaler set to 31 and PDR set to 12)

D	F											
	0	1	2	3	4	5	6	9	10	11	12	13
1	31;12 9600	31;12 9600	31;18 6400	31;24 4800	31;36 3200	31;48 2400	31;60 1920	32;16 9600	32;24 6400	32;32 4800	32;48 3200	32;64 2400
2	31;6 19200	31;6 19200	31;9 12800	31;12 9600	31;18 6400	31;24 4800	31;30 3840	32;8 19200	32;12 12800	32;16 9600	32;24 6400	32;32 4800
3	31;3 38400	31;3 38400		31;6 19200	31;9 12800	31;12 9600	31;15 7680	32;4 38400	32;6 25600	32;8 19200	32;12 12800	32;16 9600
4				31;3 38400		31;6 19200		32;2 76800	32;3 51300	32;4 38400	32;6 25600	32;8 19200
5						31;3 38400		32;1 153600		32;2 76800	32;3 51300	32;4 38400
6										32;1 153600		32;2 76800
8	31;1 115200	31;1 115200		31;2 57600	31;3 38400	31;4 28800	31;5 23040		32;2 76800		32;4 38400	
9							31;3 38400					

8.2.3.3 Guard time register

The Guard Time Registers (GTR1, GTR2 and GTR3) are used for storing the number of guard ETU given by the card during ATR. In transmission mode, the UART will wait this number of ETU before transmitting the character stored in register UTR.

When register $GTRx = FF$:

- In protocol T = 1
 - TDA8007BHL/C2 operates at 11 ETU
 - TDA8007BHL/C3 operates at 10.8 ETU
- In protocol T = 0
 - TDA8007BHL/C2 operates at 12 ETU
 - TDA8007BHL/C3 operates at 11.8 ETU.

Table 22 Registers GTR1, GTR2 and GTR3 (address 05H; read and write); note 1

7	6	5	4	3	2	1	0
GT7	GT6	GT5	GT4	GT3	GT2	GT1	GT0

Note

1. Register value at reset: all bits are cleared after reset.