Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

TDA8262HN Fully integrated satellite tuner

Rev. 01 — 14 December 2004 Product data sheet

1. General description

The direct conversion QPSK demodulator is the front-end receiver dedicated to digital TV broadcasting, satisfying both DVB-S and DBS TV standards. The wide range oscillator (from 950 MHz to 2175 MHz) covers the American, European and Asian satellite bands, as well as the SMA-TV US standard.

The Zero-IF (ZIF) concept discards traditional IF filtering and intermediate conversion techniques.

Gain-controlled amplifiers in the RF guarantee optimum signal level. The variable gain is controlled by the signal returned from the Satellite Demodulator and Decoder (SDD) and applied to pin AGC.

The integrated LNA allows the IC to be directly connected to the LNB output. The LNA can be by-passed by an I²C-bus selectable attenuation, providing a 20 dB extra attenuation in order to handle higher input signal levels of up to 0 dBm per channel.

An integrated loop-through realizes a copy of the input RF signal for another downconverter. This feature offers a BOM reduction and simplifies the application for dual channel demodulation like watch and record.

Connected at the RF input, an RMS level detector provides through I²C-bus read mode the full band input signal level.

The LO quadrature outputs are derived from a high performance integrated LC oscillator.

Its frequency is: $\frac{f_{LO}}{M} = \frac{f_{XTAL}}{B}$. Thanks to the low phase noise performance of the integrated LC oscillator which controls the LO frequency, the synthesizer offers a good performance for phase noise in the satellite band. The step size of the LO output $\frac{f_{LO}}{N} = \frac{f_{XTAL}}{R}$ $=\frac{J_{XTAL}}{R}$

frequency is equal to the comparison frequency.

Control data is entered via the l^2C -bus. The bus can be either 5.0 V or 3.3 V, allowing compatibility with most of existing microcontrollers.

An 8-byte frame is required to address the device and to program the main divider ratio, the reference divider ratio, the charge-pump current and the operating mode.

A flag is set when the loop is in-lock, readable during read operations, as well as the Power-on reset flag and RF input level.

The device has four selectable I²C-bus addresses. Applying a specific voltage to pin AS selects an address. This feature gives the possibility to use up to four TDA8262HN ICs in the same system.

2. Features

- Direct conversion QPSK and 8PSK demodulation (ZIF)
- 3.3 V DC supply voltage (no 30 V required)
- Power-down modes selectable by bus
- 950 MHz to 2175 MHz frequency range
- High range input level;
	- \rightarrow -70 dBm to -15 dBm at 75 Ω (normal mode)
	- ◆ Up to 0 dBm (20 dB attenuation configuration).
- Low noise RF input (integrated LNA)
- RF loop-through
- 0 dB to 55 dB continuous variable gain on RF input
- RF input level detector
- Switchable 0 dB to 9 dB additional gain on baseband output amplifier
- High AGC linearity (< 0.7 dB/step when used with an 8-bit DAC), AGC controlled voltage between 0.3 V and 3 V
- Programmable 5 MHz to 36 MHz 5th-order baseband filters for I and Q paths
- Fully integrated PLL frequency synthesizer
- Low phase noise fully integrated oscillator
- Operation from a 16 MHz crystal or external clock
- 5 frequency steps from 125 kHz to 2 MHz
- Crystal frequency output to drive the demodulator IC
- Compatible with 5 V and 3.3 V I²C-bus
- Fully compatible and easy to interface with the PS digital satellite demodulators family
- 32-pin low thermal resistance package.

3. Applications

- Direct Broadcasting Satellite (DBS) QPSK demodulation
- Digital Video Broadcasting (DVB) QPSK demodulation
- BS digital 8PSK demodulation
- DVB-S2 8PSK demodulation.

4. Quick reference data

[1] The product is qualified with an output voltage of 550 mV (p-p) differential, however larger values can be used at baseband outputs that might have impact on the product performance.

[2] Phase noise in optimal conditions, see related application note.

5. Typical performances

- **•** Noise figure at maximum gain: 8 dB
- **•** High linearity:
	- **–** IIP2 = +2 dBm at −20 dBm input and 2.15 GHz
	- **–** IIP3 = +6 dBm at −20 dBm input and 2.15 GHz.
- **•** Low synthesizer noise floor: −78 dBc/Hz at 1 kHz and 10 kHz offset with $f_{comp} = 1 \text{ MHz}$
- **•** AGC linearity: < 0.7 dB/step with a 8-bit DAC
- **•** Maximum I/Q amplitude mismatch: 1 dB
- **•** Maximum I/Q quadrature mismatch: 5°
- **•** Symbol rates: from 1 MBd to 45 MBd.

6. Ordering information

Table 2: Ordering information

Fully integrated satellite tuner

7. Block diagram

8. Pinning information

8.1 Pinning

8.2 Pin description

Fully integrated satellite tuner

9. Tuner configuration

Fully integrated satellite tuner

10. Functional description

The TDA8262HN contains the core of the RF analog part of a digital satellite receiver. The signal coming from the LNB is coupled to the RF inputs. The internal circuitry performs the Zero-IF quadrature frequency conversion and two in-phase (IP/IN) and two quadrature (QP/QN) output signals can directly be used to feed a Satellite Demodulator and Decoder circuit (SDD). Low pass filter cut-off frequency can be adjusted from 5 MHz to 36 MHz in 32 steps. This allows a large flexibility in the SDD input. 10 gain values are present at output amplifier to compensate cut-off frequency adjustment and single output application.

The IC gain controlled amplifier before the mixer is controlled by the SDD through pin AGC.

An input level detector gives the wide band RF level. This information is available through I ²C-bus in read mode.

The internal loop controls a fully integrated VCO, to cover the range from 950 MHz to 2175 MHz. This VCO provides both in phase and quadrature signals to drive the two mixers.

The output of the 15-bit programmable divider passes through the phase comparator where it is compared in both phase and frequency to the comparison frequency (f_{comp}) . This f_{comp} is derived from the signal present at the XT/XTN pins (f_{XTAL}), divided down in the reference divider. The buffered signal on pin XTOUT is able to drive the crystal frequency input of the SDD, which saves a crystal in the application.

The output of the phase comparator drives the charge pump and loop amplifier section. Pin CP is the output of the charge pump, and pin VT drives the tuning voltage to the varicap diode of the voltage controlled oscillator. The loop filter has to be connected between pins CP and VT.

For test and alignment purposes, it is possible to release the tuning voltage output and to apply an external voltage on the VT pin, as well as to select the charge pump sink, source or off.

Three independent area of power-down are available by programming I²C-bus:

- **•** Loop-through part
- **•** RF and synthesizer part
- **•** Crystal oscillator and XTOUT part.

10.1 Gain distribution

11. Programming

The programming of the TDA8262HN is done through the I²C-bus. The READ/WRITE selection is done through the R/W bit (address LSB). The TDA8262 fulfils the fast mode $1²C$ -bus specification, according to the Philips PC -bus specification, see document 9398 393 40011.

11.1 I2C-bus inputs

The I2C-bus lines SCL and SDA can be connected to an I2C-bus system tied to either 3.3 V or 5.0 V, which allows direct connection to most of existing microcontrollers.

Data transfer format should be MSB first, and 8-bit word + acknowledge bit.

Pins used for the I2C-bus:

- **•** Pin SCL is the clock input
- **•** Pin SDA is the data input/output

• Pin AS is for address selection.

11.2 Address selection

Table 4: Address selection (pin AS)

11.3 Master-slave selection

11.4 Data transfer in write mode

The data transfer in write mode use the following pattern:

Subaddress is automatically incremented starting from the initial value.

11.5 I2C-bus table in write mode

Fully integrated satellite tuner

11.6 I2C-bus table in write mode (default at POR)

Table 8: I2C-bus write mode map (default at POR)[1]

[1] X means don't care.

11.7 Bit description I2C-bus write mode

Table 9: Power-down section

Table 10: Reference divider range; bits R[2:0]

These bits select the ratio between the comparison frequency and the crystal frequency.

Table 11: VCO preprogramming range; bits D[4:0]

These bits are also called Dword: It determines the ratio between LO frequency and VCO frequency. The bits are used for the calibration protocol of the internal VCO.

Table 12: Main divider range; bits N[14:0] These bits control the ratio between the LO frequency and the comparison frequency.

Table 13: Selects manual or automatic LC oscillator calibration; bit CALMANUAL This bit controls the LC VCO frequency programming mode.

CALMANUAL	Action
0	automatic process control; the LC VCO searches the better ratio of the Dword to have the optimum tuning frequency
	manual process control; the LC VCO is tuned by selecting the programmed Dword

Table 14: RX baseband cut-off frequency control; bits FC[4:0]:

The register selects the cut-off frequency of the RX baseband filter. The cut-off frequency can be set from 5 MHz to 36 MHz in 32 steps of 1 MHz

Table 14: RX baseband cut-off frequency control; bits FC[4:0]: …continued

The register selects the cut-off frequency of the RX baseband filter. The cut-off frequency can be set from 5 MHz to 36 MHz in 32 steps of 1 MHz

[1] Typical values at nominal process and room temperature.

Table 15: RX baseband gain control; bits BBGAIN[3:0]

These bits control the additional gain of the baseband between 0 dB and 9dB

[1] Typical values at nominal process and room temperature.

Table 16: 20 dB RF attenuation control; bit RFATT

This bit controls the RF attenuation inside the LNA amplifier.

Table 17: Select main loop charge-pump current; bit CPCURSEL

Table 18: Main loop charge pump test; bits CPTST, FUP and FDN

These bits force the inputs of the main loop charge pump. Thus the current and leakage measurement could be done. This test could be used also to force the LC VCO at its maximum or minimum tuning voltage.

Table 19: Second loop charge pump test; bits CP2TST and FPFD2

These bits force the inputs of the second loop charge pump. This test could be used to force the LO VCO at its maximum or minimum tuning voltage.

Table 20: Select main loop charge-pump current; bit CPHIGH

Table 21: Amplitude of the internal VCO; bits AMPVCO[2:0]

These bits control the amplitude of the internal LC VCO.

Table 22: Control port output; bits PORT[1:0]

Bit PORT1 controls the use of PORT1 and bit PORT0 controls the use of PORT0. Outputs PORTn are realized with open-drain NMOS transistors.

Table 23: Calibration wait time control; bit CALTIME

This bit controls the duration of the wait time of the calibration. This time is used to wait PLL locking after programming ^a Dword. The reference clock of the time is the comparison frequency of the PLL

Table 24: Maximum voltage tuning threshold for calibration control; bits SELVTH[1:0] These bits control the voltage threshold for the ACUP comparator. The ACUP and ACDN comparators sense the LC VCO tuning voltage at pin VT.

[1] Typical values at nominal process and room temperature.

[2] The recommended value is SELVTH $[1:0] = 11$ (decimal 3).

Table 25: Minimum voltage tuning threshold for calibration control; bits SELVTL[1:0] These bits control the voltage threshold for the ACDN comparator. The ACUP and ACDN comparators sense the LC VCO tuning voltage at pin VT.

[1] Typical values at nominal process and room temperature.

[2] The recommended value is SELVTL $[1:0] = 01$ (decimal 1).

Table 26: Baseband bias current control; bits BBIAS[3:0]

This register modifies the baseband bias current through different parts: Output buffer or other amplifier.

11.8 Data transfer in read mode

The data transfer in read mode use the following pattern.

Table 27: I2C-bus read mode data transfer pattern

11.9 I2C-bus table in read mode

[1] X can be 1 or 0 and needs to be masked in the microcontrollers' software; MSB is transmitted first.

11.10 Bit description I2C-bus read mode

Table 29: Power-on reset; bit POR

Table 33: Calibration defect detection; bit ERRORCAL

1 LC VCO tuning voltage is lower than VTL (see Table 25)

Table 34: RF input level indicator; bits INLEVEL[1:0]

This register gives the RF input level in dBm

[1] Typical values at nominal process and room temperature. Values are valid only when LNA path is selected $(bit$ RFATT = 0).

Table 35: Internal Dword register; bits DW[4:0]

This register gives the internal Dword value. This value could be the programmed D[4:0] value in manual mode or the calculated value after LC VCO calibration in automatic mode.

Fully integrated satellite tuner

12. Internal circuitry

Fully integrated satellite tuner

Fully integrated satellite tuner

9397 750 13194 © Koninklijke Philips Electronics N.V. 2004. All rights reserved.

Fully integrated satellite tuner

13. Limiting values

Table 37: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). [1]

[1] Maximum ratings cannot be exceeded, not even momentarily without causing irreversible damages to the IC. Maximum ratings cannot be accumulated.

[2] Each pin to V_{CC} or GND; except RFIN pin which should never exceed V_{CC} – 0.3 V.

[3] Test in accordance with JEDEC specification EIA/JESD22-114B.

[4] Test in accordance with JEDEC specification EIA/JESD22-A115-A.

14. Thermal characteristics

15. Characteristics

Table 39: Characteristics

 T_{amb} = 25 °C; V_{CC} = 3.3 V; output level on differential I/Q output is 550 mV (p-p); unless otherwise specified.

Fully integrated satellite tuner

Table 39: Characteristics …continued

 T_{amb} = 25 °C; V_{CC} = 3.3 V; output level on differential I/Q output is 550 mV (p-p); unless otherwise specified.

Table 39: Characteristics …continued

 T_{amb} = 25 °C; V_{CC} = 3.3 V; output level on differential I/Q output is 550 mV (p-p); unless otherwise specified.

[1] The product is qualified with an output voltage of 550 mV (p-p) differential, however larger values can be used at baseband outputs that might have impact on the product performance.

 $[2]$ $IIP_2 = -20 + (P1 - P2)$ $[dBm]$.

Wanted signal: RF1 is 2140 MHz, PRFIN = -20 dBm, and the AGC adjusted to get 550 mV (p-p) on the differential output. The output level is P1.

Unwanted signal: RF1 is 1040 MHz and P_{RFIN} = −20 dBm and RF2 is 1100 MHz and P_{RFIN} = −20 dBm. The output level of (RF1 + RF2) on the output pins is P2.

[3]
$$
\text{IIP}_3 = -23 + \frac{IM3}{2}
$$
 [dBm], see Figure 6

Wanted signal: RF1 is LO + 5 MHz, P_{RFIN} = -20 dBm, and the AGC adjusted to get 550 mV (p-p) on the differential output. Unwanted signal: RF1 is LO + 5 MHz and P_{RFIN} = −23 dBm and RF2 is LO + 7 MHz and Pin = −23 dBm

[4] Phase noise in optimal conditions, see related application note.

16. Application information

17. Package outline

Fig 8. Package outline SOT617-1 (HVQFN32)