



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# TDA8754

Triple 8-bit video ADC up to 270 Msample/s

Rev. 06 — 16 June 2005

Product data sheet

## 1. General description

The TDA8754 is a complete triple 8-bit ADC with an integrated PLL running up to 270 Msample/s and analog preprocessing functions (clamp and PGA) optimized for capturing RGB/YUV graphic signals.

The PLL generates a pixel clock from inputs HSYNC and COAST.

The TDA8754 offers full sync processing for sync-on-green applications. A clamp signal may be generated internally or provided externally.

The clamp levels, gains and other settings are controlled via the I<sup>2</sup>C-bus interface.

This IC supports display resolutions up to QXGA (2048 × 1536) at 85 Hz.

## 2. Features

- 3.3 V power supply
- Temperature range from –10°C to +70°C
- Triple 8-bit ADC:
  - ◆ 0.25 LSB Differential Non-Linearity (DNL)
  - ◆ 0.6 LSB Integral Non-Linearity (INL)
- Analog sampling rate from 12 Msample/s up to 270 Msample/s
- Maximum data rate:
  - ◆ Single port mode: 140 MHz
  - ◆ Dual port mode: 270 MHz
  - ◆ 3.3 V LV-TTL outputs
- PLL control via I<sup>2</sup>C-bus:
  - ◆ 390 ps PLL jitter peak to peak at 270 MHz
  - ◆ Low PLL drift with temperature (2 phase steps maximum)
  - ◆ PLL generates the ADC sampling clock which can be locked on the line frequency from 15 kHz to 150 kHz
  - ◆ Integrated PLL divider
  - ◆ Programmable phase clock adjustment cells
- Three clamp circuits for programming a clamp code from –24 to +136 by steps of 1 LSB (mid-scale clamping for YUV signal)
- Internal generation of clamp signal
- Three independent blanking functions
- Input:
  - ◆ 700 MHz analog bandwidth
  - ◆ Two independent analog inputs selectable via I<sup>2</sup>C-bus

**PHILIPS**



- ◆ Analog input from 0.5 V to 1 V (p-p) to produce a full-scale ADC input of 1 V (p-p)
- ◆ Three controllable amplifiers: gain control via I<sup>2</sup>C-bus to produce full-scale peak-to-peak output with a half LSB resolution
- Synchronization:
  - ◆ Frame and field detection for interlaced video signal
  - ◆ Parasite synchronization pulse detection and suppression
  - ◆ Sync processing for composite sync, 3-level sync and sync-on-green signals
  - ◆ Polarity and activity detection
- IC control via I<sup>2</sup>C-bus serial interface
- Power-down mode
- LQFP144 and LBGA208 package:
  - ◆ LBGA208 package pin-to-pin compatible with TDA8756

### 3. Applications

- LCD panels drive
- RGB/YUV high-speed digitizing
- LCD projection system
- New TV concept

### 4. Quick reference data

**Table 1: Quick reference data**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CCA</sub>	analog supply voltage		3.0	3.3	3.6	V
V <sub>CCD</sub>	digital supply voltage		3.0	3.3	3.6	V
V <sub>CCO</sub>	output supply voltage		3.0	3.3	3.6	V
f <sub>PLL</sub>	output clock frequency		10	-	270	MHz
ENOB	effective number of bits	f <sub>clk</sub> = 270 MHz; f <sub>i</sub> = 10 MHz	-	7.6	-	bits
INL	integral non-linearity	f <sub>clk</sub> = 270 MHz; f <sub>i</sub> = 10 MHz	-	±0.6	±1.3	bits
DNL	differential non-linearity	f <sub>clk</sub> = 270 MHz; f <sub>i</sub> = 10 MHz	-	±0.25	±0.6	bits
P <sub>tot</sub>	total power dissipation		-	1.0	1.3	W

## 5. Ordering information

Table 2: Ordering information

Type number	Package	Description	Version	Sampling frequency
Name				
TDA8754HL/11	LQFP144	plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1	110 MHz
TDA8754HL/14				140 MHz
TDA8754HL/17				170 MHz
TDA8754HL/21				210 MHz
TDA8754HL/27				270 MHz
TDA8754EL/11	LBGA208 [1]	plastic low profile ball grid array package; 208 balls; body 17 × 17 × 1.05 mm	SOT774-1	110 MHz
TDA8754EL/14				140 MHz
TDA8754EL/17				170 MHz
TDA8754EL/21				210 MHz
TDA8754EL/27				270 MHz

[1] Values are not yet guaranteed.

## 6. Block diagram






Fig 1. Block diagram

## 7. Pinning information

### 7.1 Pinning



### 7.2 Pin description

**Table 3: Pin description for LQFP144 package**

Symbol	Pin	Description
GNDD(TTL)	1	TTL input digital ground
V <sub>CCD</sub> (TTL)	2	TTL input digital supply voltage
H SYNC2	3	horizontal synchronization pulse input 2
CH SYNC2	4	composite horizontal synchronization pulse input 2
V <sub>CCA</sub> (PLL)	5	PLL analog supply voltage
H SYNC1	6	horizontal synchronization pulse input 1
CH SYNC1	7	composite horizontal synchronization pulse input 1

**Table 3: Pin description for LQFP144 package ...continued**

<b>Symbol</b>	<b>Pin</b>	<b>Description</b>
GNDA(PLL)	8	PLL analog ground
CZ	9	PLL filter input
GNDA(CPO)	10	CPO analog ground
CP	11	PLL filter input
PMO	12	phase measurement output (test)
GNDA(SUB)	13	SUB analog ground
CAPSOGIN1	14	decoupling SOG input 1
CAPSOGO	15	decoupling SOG output
CAPSOGIN2	16	decoupling SOG input 2
GNDA(SOG)	17	SOG analog ground
SOGIN1	18	sync-on-green input 1
V <sub>CCA(SOG)</sub>	19	SOG analog supply voltage
SOGIN2	20	sync-on-green input 2
V <sub>CCA(R)</sub>	21	red channel analog supply voltage
RIN1	22	red channel analog input 1
GNDA(R1)	23	red channel 1 analog ground
RIN2	24	red channel analog input 2
GNDA(R2)	25	red channel 2 analog ground
DEC	26	main regulator decoupling input
RBOT	27	red channel ladder decoupling input
RCLPC	28	red channel clamp capacitor input
V <sub>CCA(G)</sub>	29	green channel analog supply voltage
GIN1	30	green channel analog input 1
GNDA(G1)	31	green channel 1 analog ground
GIN2	32	green channel analog input 2
GNDA(G2)	33	green channel 2 analog ground
GBOT	34	green channel ladder decoupling input
GCLPC	35	green channel clamp capacitor input
V <sub>CCA(B)</sub>	36	blue channel analog supply voltage
BIN1	37	blue channel analog input 1
GNDA(B1)	38	blue channel 1 analog ground
BIN2	39	blue channel analog input 2
GNDA(B2)	40	blue channel 2 analog ground
BBOT	41	blue channel ladder decoupling input
BCLPC	42	blue channel clamp capacitor input
AGCO	43	AGC output
GNDD(ADC)	44	ADC digital ground
V <sub>CCD(ADC)</sub>	45	ADC digital supply voltage
GNDD(SUB)	46	SUB digital ground
PWD	47	power-down control input
TEST	48	test input; must be connected to ground

**Table 3: Pin description for LQFP144 package ...continued**

<b>Symbol</b>	<b>Pin</b>	<b>Description</b>
BB0	49	blue channel ADC output B bit 0
BB1	50	blue channel ADC output B bit 1
BB2	51	blue channel ADC output B bit 2
BB3	52	blue channel ADC output B bit 3
BB4	53	blue channel ADC output B bit 4
BB5	54	blue channel ADC output B bit 5
BB6	55	blue channel ADC output B bit 6
BB7	56	blue channel ADC output B bit 7
V <sub>CCO(BB)</sub>	57	blue channel B output supply voltage
GNDO(BB)	58	blue channel B output ground
BOR	59	blue channel ADC output bit out of range
BA0	60	blue channel ADC output A bit 0
BA1	61	blue channel ADC output A bit 1
BA2	62	blue channel ADC output A bit 2
BA3	63	blue channel ADC output A bit 3
BA4	64	blue channel ADC output A bit 4
BA5	65	blue channel ADC output A bit 5
BA6	66	blue channel ADC output A bit 6
BA7	67	blue channel ADC output A bit 7
V <sub>CCO(BA)</sub>	68	blue channel A output supply voltage
GNDO(BA)	69	blue channel A output ground
GB0	70	green channel ADC output B bit 0
GB1	71	green channel ADC output B bit 1
GB2	72	green channel ADC output B bit 2
GB3	73	green channel ADC output B bit 3
GB4	74	green channel ADC output B bit 4
GB5	75	green channel ADC output B bit 5
GB6	76	green channel ADC output B bit 6
GB7	77	green channel ADC output B bit 7
V <sub>CCO(GB)</sub>	78	green channel B output supply voltage
GNDO(GB)	79	green channel B output ground
GOR	80	green channel ADC output bit out of range
GA0	81	green channel ADC output A bit 0
GA1	82	green channel ADC output A bit 1
GA2	83	green channel ADC output A bit 2
GA3	84	green channel ADC output A bit 3
GA4	85	green channel ADC output A bit 4
GA5	86	green channel ADC output A bit 5
GA6	87	green channel ADC output A bit 6
GA7	88	green channel ADC output A bit 7
V <sub>CCO(GA)</sub>	89	green channel A output supply voltage

**Table 3: Pin description for LQFP144 package ...continued**

<b>Symbol</b>	<b>Pin</b>	<b>Description</b>
GNDO(GA)	90	green channel A output ground
RB0	91	red channel ADC output B bit 0
RB1	92	red channel ADC output B bit 1
RB2	93	red channel ADC output B bit 2
RB3	94	red channel ADC output B bit 3
RB4	95	red channel ADC output B bit 4
RB5	96	red channel ADC output B bit 5
RB6	97	red channel ADC output B bit 6
RB7	98	red channel ADC output B bit 7
V <sub>CCO(RB)</sub>	99	red channel B output supply voltage
GNDO(RB)	100	red channel B output ground
ROR	101	red channel ADC output bit out of range
RA0	102	red channel ADC output A bit 0
RA1	103	red channel ADC output A bit 1
RA2	104	red channel ADC output A bit 2
RA3	105	red channel ADC output A bit 3
RA4	106	red channel ADC output A bit 4
RA5	107	red channel ADC output A bit 5
RA6	108	red channel ADC output A bit 6
RA7	109	red channel ADC output A bit 7
V <sub>CCO(RA)</sub>	110	red channel A output supply voltage
GNDO(RA)	111	red channel A output ground
V <sub>CCO(CLK)</sub>	112	clock output digital supply voltage
CKDATA	113	data clock output
GNDO(CLK)	114	clock output digital ground
GNDD(I <sub>2</sub> C)	115	I <sub>2</sub> C-bus lines digital ground
V <sub>CCD(I<sub>2</sub>C)</sub>	116	I <sub>2</sub> C-bus lines digital supply voltage
A0	117	I <sub>2</sub> C-bus address control input
SDA	118	I <sub>2</sub> C-bus serial data input and output
SCL	119	I <sub>2</sub> C-bus serial clock input
DIS	120	I <sub>2</sub> C-bus disable control input
TDO	121	scan test output
TCK	122	scan test mode input; must be connected to ground
CLP	123	clamp pulse input
STBDVI	124	DVI standby output
GNDD(MCF)	125	MCF digital ground
V <sub>CCD(MCF)</sub>	126	MCF digital supply voltage
HSYNCO	127	horizontal synchronization pulse output
DEO	128	data enable output
HPDO	129	hot plug detector output
GNDO(TTL)	130	TTL output digital ground

**Table 3:** Pin description for LQFP144 package ...continued

<b>Symbol</b>	<b>Pin</b>	<b>Description</b>
V <sub>CCO(TTL)</sub>	131	TTL output digital supply voltage
VSYNC0	132	vertical synchronization pulse output
FIELDO	133	field information output
CLPO	134	clamp output
CKREFO	135	reference output clock; re-synchronized horizontal negative pulse
CSYNCO	136	composite synchronization output
ACRX2	137	test pin; should be connected to ground
ACRX1	138	test pin; should be connected to ground
GNDD(SLC)	139	SLC digital ground
V <sub>CCD(SLC)</sub>	140	SLC output digital supply voltage
CKEXT	141	external clock input
COAST	142	PLL coast control input
VSYNC2	143	vertical synchronization pulse input 2
VSYNC1	144	vertical synchronization pulse input 1

**Table 4:** Pin description for LBGA208 package

<b>Symbol</b>	<b>Ball</b>	<b>Description</b>
SOGIN1	A1	sync-on-green input 1
GNDA(PLL)	A2	PLL analog ground
SOGIN2	A3	sync-on-green input 2
GNDA(PLL)	A4	PLL analog ground
HSYNC2	A5	horizontal synchronization pulse input 2
CHSYNC2	A6	composite horizontal synchronization pulse input 2
COAST	A7	PLL coast control input
CSYNCO	A8	composite synchronization output
FIELDO	A9	field information output
HSYNCO	A10	horizontal synchronization pulse output
SCL	A11	I <sup>2</sup> C-bus serial clock input
n.c.	A12	not connected
n.c.	A13	not connected
DIS	A14	I <sup>2</sup> C-bus disable control input
A0	A15	I <sup>2</sup> C-bus address control input
CKDATA	A16	data clock output
GNDA(PLL)	B1	PLL analog ground
PMO	B2	phase measurement output (test)
GNDA(PLL)	B3	PLL analog ground
GNDA(PLL)	B4	PLL analog ground
V <sub>CCA(PLL)</sub>	B5	PLL analog supply voltage
CLP	B6	clamp pulse input
CKEXT	B7	external clock input
CKREFO	B8	reference output clock; re-synchronized horizontal negative pulse

**Table 4:** Pin description for LBGA208 package ...*continued*

<b>Symbol</b>	<b>Ball</b>	<b>Description</b>
VSYNCO	B9	vertical synchronization pulse output
DEO	B10	data enable output
SDA	B11	I <sup>2</sup> C-bus serial data input and output
n.c.	B12	not connected
n.c.	B13	not connected
n.c.	B14	not connected
GNDO(CLK)	B15	clock output digital ground
V <sub>CCO(CLK)</sub>	B16	clock output digital supply voltage
RIN1	C1	red channel analog input 1
GNDA	C2	analog ground
CAPSOGIN1	C3	decoupling SOG input 1
CAPSOGIN2	C4	decoupling SOG input 2
CAPSOGO	C5	decoupling SOG output
HSYNC1	C6	horizontal synchronization pulse input 1
VSYNC1	C7	vertical synchronization pulse input 1
CLPO	C8	clamp output
n.c.	C9	not connected
n.c.	C10	not connected
TCK	C11	scan test mode input
TDO	C12	scan test output
V <sub>CCD(I2C)</sub>	C13	I <sup>2</sup> C-bus lines digital supply voltage
n.c.	C14	not connected
n.c.	C15	not connected
n.c.	C16	not connected
GNDA	D1	analog ground
GNDA	D2	analog ground
CZ	D3	PLL filter input
CP	D4	PLL filter input
GNDA(CPO)	D5	CPO analog ground
CHSYNC1	D6	composite horizontal synchronization pulse input 1
VSYNC2	D7	vertical synchronization pulse input 2
HPDO	D8	hot plug detector output
n.c.	D9	not connected
n.c.	D10	not connected
V <sub>CCO(TTL)</sub>	D11	TTL output digital supply voltage
GNDO(TTL)	D12	TTL output digital ground
GNDD(I2C)	D13	I <sup>2</sup> C-bus lines digital ground
n.c.	D14	not connected
n.c.	D15	not connected
n.c.	D16	not connected
RIN2	E1	red channel analog input 2

**Table 4:** Pin description for LBGA208 package ...*continued*

<b>Symbol</b>	<b>Ball</b>	<b>Description</b>
GNDA	E2	analog ground
GNDA	E3	analog ground
GNDA	E4	analog ground
GNDD(TTL)	E7	TTL input digital ground
V <sub>CCD</sub> (TTL)	E8	TTL input digital supply voltage
GNDD(SLC)	E9	SLC digital ground
V <sub>CCD</sub> (SLC)	E10	SLC output digital supply voltage
n.c.	E13	not connected
n.c.	E14	not connected
n.c.	E15	not connected
n.c.	E16	not connected
GNDA	F1	analog ground
GNDA	F2	analog ground
RBOT	F3	red channel ladder decoupling input
GNDA	F4	analog ground
n.c.	F13	not connected
n.c.	F14	not connected
n.c.	F15	not connected
n.c.	F16	not connected
GIN1	G1	green channel analog input 1
GNDA	G2	analog ground
DEC	G3	main regulator decoupling input
V <sub>CCA</sub>	G4	analog supply voltage
V <sub>CCA</sub>	G5	analog supply voltage
n.c.	G12	not connected
n.c.	G13	not connected
n.c.	G14	not connected
n.c.	G15	not connected
n.c.	G16	not connected
GNDA	H1	analog ground
GNDA	H2	analog ground
GNDA	H3	analog ground
RCLPC	H4	red channel clamp capacitor input
V <sub>CCA</sub>	H5	analog supply voltage
n.c.	H12	not connected
n.c.	H13	not connected
n.c.	H14	not connected
n.c.	H15	not connected
n.c.	H16	not connected
GIN2	J1	green channel analog input 2
GNDA	J2	analog ground

**Table 4: Pin description for LBGA208 package ...continued**

<b>Symbol</b>	<b>Ball</b>	<b>Description</b>
GBOT	J3	green channel ladder decoupling input
GNDA	J4	analog ground
GCLPC	J5	green channel clamp capacitor input
n.c.	J12	not connected
n.c.	J13	not connected
n.c.	J14	not connected
n.c.	J15	not connected
n.c.	J16	not connected
GNDA	K1	analog ground
GNDA	K2	analog ground
GNDA	K3	analog ground
BCLPC	K4	blue channel clamp capacitor input
V <sub>CCA</sub>	K5	analog supply voltage
n.c.	K12	not connected
n.c.	K13	not connected
n.c.	K14	not connected
n.c.	K15	not connected
n.c.	K16	not connected
BIN1	L1	blue channel analog input 1
GNDA	L2	analog ground
BBOT	L3	blue channel ladder decoupling input
V <sub>CCA</sub>	L4	analog supply voltage
n.c.	L13	not connected
n.c.	L14	not connected
n.c.	L15	not connected
n.c.	L16	not connected
GNDA	M1	analog ground
GNDA	M2	analog ground
AGCO	M3	AGC output
TEST	M4	test input
V <sub>CCO</sub>	M7	data output digital supply voltage
V <sub>CCO</sub>	M8	data output digital supply voltage
GNDO	M9	data output digital ground
GNDO	M10	data output digital ground
n.c.	M13	not connected
n.c.	M14	not connected
n.c.	M15	not connected
n.c.	M16	not connected
BIN2	N1	blue channel analog input 2
GNDA	N2	analog ground
GNDD(ADC)	N3	ADC digital ground

**Table 4: Pin description for LBGA208 package ...continued**

<b>Symbol</b>	<b>Ball</b>	<b>Description</b>
GNDD(ADC)	N4	ADC digital ground
BA2	N5	blue channel ADC output A bit 2
V <sub>CCO</sub>	N6	data output digital supply voltage
GB4	N7	green channel ADC output B bit 4
GB0	N8	green channel ADC output B bit 0
GA4	N9	green channel ADC output A bit 4
GA0	N10	green channel ADC output A bit 0
GNDO	N11	data output digital ground
PWD	N12	power-down control input
n.c.	N13	not connected
n.c.	N14	not connected
n.c.	N15	not connected
n.c.	N16	not connected
V <sub>CCD(ADC)</sub>	P1	ADC digital supply voltage
V <sub>CCD(ADC)</sub>	P2	ADC digital supply voltage
BB1	P3	blue channel ADC output B bit 1
BA6	P4	blue channel ADC output A bit 6
BA3	P5	blue channel ADC output A bit 3
BOR	P6	blue channel ADC output bit out of range
GB5	P7	green channel ADC output B bit 5
GB1	P8	green channel ADC output B bit 1
GA5	P9	green channel ADC output A bit 5
GA1	P10	green channel ADC output A bit 1
RB6	P11	red channel ADC output B bit 6
RB3	P12	red channel ADC output B bit 3
RB0	P13	red channel ADC output B bit 0
RA5	P14	red channel ADC output A bit 5
RA2	P15	red channel ADC output A bit 2
ROR	P16	red channel ADC output bit out of range
BB6	R1	blue channel ADC output B bit 6
BB4	R2	blue channel ADC output B bit 4
BB2	R3	blue channel ADC output B bit 2
BA7	R4	blue channel ADC output A bit 7
BA4	R5	blue channel ADC output A bit 4
BA0	R6	blue channel ADC output A bit 0
GB6	R7	green channel ADC output B bit 6
GB2	R8	green channel ADC output B bit 2
GA6	R9	green channel ADC output A bit 6
GA2	R10	green channel ADC output A bit 2
RB7	R11	red channel ADC output B bit 7
RB4	R12	red channel ADC output B bit 4

**Table 4: Pin description for LBGA208 package ...continued**

<b>Symbol</b>	<b>Ball</b>	<b>Description</b>
RB1	R13	red channel ADC output B bit 1
RA6	R14	red channel ADC output A bit 6
RA3	R15	red channel ADC output A bit 3
RA0	R16	red channel ADC output A bit 0
BB7	T1	blue channel ADC output B bit 7
BB5	T2	blue channel ADC output B bit 5
BB3	T3	blue channel ADC output B bit 3
BB0	T4	blue channel ADC output B bit 0
BA5	T5	blue channel ADC output A bit 5
BA1	T6	blue channel ADC output A bit 1
GB7	T7	green channel ADC output B bit 7
GB3	T8	green channel ADC output B bit 3
GA7	T9	green channel ADC output A bit 7
GA3	T10	green channel ADC output A bit 3
GOR	T11	green channel ADC output bit out of range
RB5	T12	red channel ADC output B bit 5
RB2	T13	red channel ADC output B bit 2
RA7	T14	red channel ADC output A bit 7
RA4	T15	red channel ADC output A bit 4
RA1	T16	red channel ADC output A bit 1

## 8. Functional description

### 8.1 Functional description

This triple high-speed 8-bit ADC is designed to convert RGB/YUV signals coming from an analog source into digital data used by a LCD driver (pixel clock up to 270 MHz with analog source) or projections systems.

#### 8.1.1 Power management

It is possible to put the TDA8754 in Standby mode by setting bit STBY = 1 or to put the whole device in Power-down mode by setting pin PWD to HIGH level.

##### 8.1.1.1 Standby mode

In Standby mode, the status of the blocks is as follows:

- Activity detection, I<sup>2</sup>C-bus slave, sync separator and SOG are still active
- Pixel counter, ADCs, demultiplexers, AGC and clamp cells are inactive
- Output buffers to the RGB block (RGB 0 to 7, CKDATA, DEO, HSYNC0 and VSYNC0) are in high-impedance state
- Output HPDO is still active
- Output buffers (ROR, BOR, GOR, CKREF0, CSYNC0, CLPO and FIELDO) are in a LOW-level state.

### 8.1.1.2 Power-down mode

In Power-down mode the status of the blocks is as follows:

- All digital inputs and outputs are in high-impedance state
- All blocks are inactive ( $\text{I}^2\text{C}$ -bus, activity detection, ADCs, etc.)
- Analog output is left uncontrolled
- $\text{I}^2\text{C}$ -bus is left in high-impedance state.

## 8.2 Analog video input

The RGB/YUV video inputs are externally AC coupled and are internally DC polarized. The synchronization signals are also used by the device as input for the internal PLL and the automatic clamp.

### 8.2.1 Analog multiplexers

The TDA8754 has two analog inputs (RGB input 1 and RGB input 2) selectable via the  $\text{I}^2\text{C}$ -bus.

The sync management can be achieved in several ways:

- Choice between two analog inputs HSYNC and two analog inputs VSYNC
- Choice between two analog inputs CHSYNC
- Choice between two analog inputs SOG.

### 8.2.2 Activity detection

When a signal is connected or disconnected on pins HSYNC1(2), CHSYNC1(2), VSYNC1(2) and SOG1(2), then bit HPDO is set to logic 1 and pin HPDO is set to HIGH to advise the user of a change. Bit HPDO is set to logic 0 and pin HPDO is set to LOW when register ACTIVITY2 has been read.

When the synchronization pulse on pin SOG is 3-level, the system will automatically be able to detect that a 3-level sync is present and will force bit 3LEVEL to logic 1. It is possible to disable this function with bit FTRILEVEL.

When an interlaced signal is detected, bit ACFIELD is set to logic 1. When the signal detected is progressive, this bit is set to logic 0. Any change in this bit results into setting bit HPDO = 1 and pin HPDO = HIGH.

A field detection unit is available on pin FIELDO which output is given by the sync separator. The field identity is given by pin FIELDO. This pin gives the field of interlaced signal input.

An automatic polarity detection is also available on pins HSYNC1(2), VSYNC1(2) and CHSYNC1(2). The output on pin HPDO is not affected by the change of polarity of these inputs.

### 8.2.3 ADC

The three ADCs are designed to convert R, G and B (or Y, U and V) signals at a maximum frequency of 270 Msample/s. The ADC input range is 1 V (p-p) full-scale and the pipeline delay is 2 ADC clock cycles from the input sampling to the data output.

The reference ladders regulators are integrated.

#### 8.2.4 Clamp

Three independent parallel clamping circuits are used to clamp the video input signals on programmable black levels. The clamp levels may be set from -24 to +136 LSBs in steps of 1 LSB. They are controlled by three 9-bit I<sup>2</sup>C-bus registers (OFFSETR, OFFSETG and OFFSETB).

The clamp pulse can be generated internally (based on the PLL clock reference) or can be externally applied on pin CLP.

By setting correctly the I<sup>2</sup>C-bus bits, it is possible to inhibit the clamp request with the Vsync signal. This inhibition will be effected by forcing logic 0 on the clamp request output. It should be noted that the clamp period can start on the falling edge of the clamp request and that the high level of the clamp request sets the ADC outputs in the blanking mode. This means that by forcing the clamp signal request to logic 0 by using Vsync, a falling edge may happen on the clamp request if this signal was at logic 1 before enforcing the inhibition. To avoid this, the user has to guarantee that the Vsync signal used for the clamp inhibition will not be set during a high level of the clamp request signal.

**Remark:** If signal Vsync is coming from the external pin VSYNC, this signal may be used to coast the PLL. In order to properly do the coast, the edge of signal Vsync (COAST) must not appear at the same time as the edge of signal Hsync. This condition is similar to the pin CLP inhibition condition.

#### 8.2.5 AGC

Three independent variable gain amplifiers are used to provide, for each channel, a full-scale input signal to the 8-bit ADC. The gain adjustment range is designed in such a way that for an input range varying from 0.5 to 1 V (p-p), the output signal corresponds to the ADC full-scale input of 1 V (p-p).

### 8.3 HSOSEL, DEO and SCHCKREFO

Bit HSOSEL allows to have a full correlation phase behavior between outputs CKDATA and HSYNCO when bit HSOSEL = 0 (Hsync from counter). If HSOSEL = 0 and bits PA4 to PA0 of register PHASE are changed to chose the best sampling time, the phase relationship between outputs CKDATA and HSYNCO will stay unchanged. After the video standard is determined, bit HSOSEL must be set to a logic 0 for normal operation mode.

To use the Hsync from the counter the registers HSYNCL, HBACKL, HDISPLMSB and HDISPLLSB should be set properly in order to create the correct HSYNCO and DEO output signals (see [Figure 5](#) and [Figure 6](#)), which is depending on video standard. Output signal DEO should be used to determine the first active pixel.

The demultiplexed mode should be used (bit DMX = 1) and the output flow is alternated between port A and port B in case the sampling frequency is over 140 Msample/s (clock frequency). It is necessary, in order to warrant that the outputs HSYNCO and DEO are always changing on CKDATA output rising edge (see [Figure 7](#)), that the values HSYNCL, HBACKL and HDISPL (see [Figure 5](#)) are even value. If an odd value is entered the outputs HSYNCO and DEO can change state during falling edge, which is not compliant with the  $t_{h(o)}$  and  $t_{d(o)}$  specified output timing.

Bit SCHCKREFO is used if in demultiplexed mode one pixel shift is needed in the DEO signal (to move the screen one vertical line). By setting bit SCHCKREFO from a logic 0 to a logic 1 a left move is obtained, also the timing relationship between HSYNCO, DEO and CKDATA stays unchanged. An even number of pixel moves is done by changing the value of HBACKL and HSYNCL. The correct combination of bits HBACKL, HSYNCL and SCHCKREFO places the first active pixel at the beginning of the screen with always the correct phase relationship between outputs DEO, HSYNCO and CKDATA.

Bit HSOSEL should be set to a logic 0 only after the PLL is stable, so only after the video standard has been found and correct PLL parameters have been set in the TDA8754. Bit HSOSEL should be set to a logic 1 to have a stable HSYNCO signal during the video recognition. The video standard can be recognized by using the signals FIELDO, VSYNC1 and HSYNCO. The phase relation between CKDATA and HSYNCO (or DEO) is undefined if bit HSOSEL = 1.

#### 8.4 PLL

The ADCs are clocked by either the internal PLL locked to the reference clock (Hsync from input or Hsync from sync separator) or to an external clock connected to pin CKEXT. This selection is performed via the I<sup>2</sup>C-bus by setting bit CKEXT. To use the external clock, bit CKEXT must be reset to logic 1.

The PLL phase frequency detector can be disconnected during the frame flyback (vertical blanking) or the unavailability of the Ckref signal by using the coast function. The coast signal can be derived from the VSYNC1(2) input, from the Vsync extracted by the sync separator or from the coast input. The coast function can be disabled with bit COE.

The coast signal may be active either HIGH or LOW by setting bit COS.

It is possible to control the phase of the ADC clock via the I<sup>2</sup>C-bus with the included digital phase-shift controller. The phase register (5 bits) enables to shift the phase by steps of 11.25 deg.

The PLL also provides a CKDATA clock. This clock is synchronized with the data outputs whatever the output mode is.

It is possible to delay the CKDATA clock with a constant delay ( $t = 2$  ns compared to the outputs) by setting bit CKDD = 1. Moreover, it is possible to invert this output by setting bit CKDATINV = 1.

When the PLL reference signal comes from the separator, the PLL rising edge must be preferably used in order to not use the PLL coast mode. It should be noted that the HSYNCO output of the sync separator is always a mostly low signal, whatever is the polarity of the composite sync input. The VSYNC1 output signal of the sync separator is also mostly low signal. It is at a high state during the vertical blanking.

#### 8.5 Sync-on-green

When the SOG input is selected (bit SOGSEL = 1), the SOG charge pump current bits SOGI[1:0] should be programmed in function of the input signal; see [Table 5](#).

A hum remover is implemented in the SOG. It removes completely the hum perturbation on the first or second edge of the horizontal sync pulse for digital video input like VESA, and on the second edge only for analog video input signal like TV or HDTV.

The maximum hum perturbation is 250 mV (p-p) at 60 Hz to have a correct SOG functionality.

**Table 5: Charge pump current programming; see note 1**

BITS SOGI[1:0]	Maximum value		Standard
	$\Delta T_{video}/ \Delta T_{line}$	$\Delta T_{sync}/ \Delta T_{line}$	
00	83.5 %	14.8 %	TV standards and non-VESA standards
01	86.0 %	12.6 %	all TV, HDTV and VESA standards
10	90.5 %	8.6 %	HDTV standards or non-VESA standards
11	test mode		

[1] Definitions:

- $\Delta T_{video}$  = total time in 2 frames when video signal is strictly superior to black level.
- $\Delta T_{line}$  = total time of 2 frames.
- $\Delta T_{sync}$  = total time in 2 frames when the video signal is strictly inferior to black level.

## 8.6 Programmable coast

When the values of PRECOAST[2:0] = 0 and POSTCOAST[4:0] = 0, the coast pulse equals the Vsync input.

When an interlaced signal is used, the regenerated coast pulse width may vary from one frame to another of one Hsync pulse. In that case, the programmed value of PRECOAST[2:0] needs to be increased by one compared to the expected minimum number of Hsync coast pulses before the vertical sync signal.

## 8.7 Data enable

This signal qualifies the active data period on the horizontal line. Pin DEO = HIGH during the active display time and LOW during the blank time. The start of this signal can be adjusted with bits HSYNCL[9:0] and HBACKL[9:0]. The length of this signal can be adjusted with bits HDISPL[11:0].

## 8.8 Sync separator

The sync separator is compatible with TV, HDTV and VESA standards.

If the green video signal has composite sync on it (sync-on-green), the SOG function allows to separate the Chsync and the active video part. The Chsync signal coming from this SOG function is accessible through pin CSYNCO.

It is possible to extract the Hsync and the Vsync signals by using the sync separator from this (C)Hsync signal coming from SOG or coming from the (C)Hsync input.

This function is able to get rid of the additional synchronization pulses in vertical blanking like equalization or serration pulses.



## 8.9 3-level

When the synchronization pulse of the input of the SOG is 3-level, the system will be able to detect that a 3-level sync is present and will advise the customer if a change is observed by setting bit HPDO = 1 and pin HPDO = HIGH. It is possible to disable this function with bit FTRILEVEL. When this automatic function is disabled, the manual mode will only influence the separator circuitry.

# 9. I<sup>2</sup>C-bus register description

## 9.1 I<sup>2</sup>C-bus formats

### 9.1.1 Write 1 register

Each register is programmed independently by giving its subaddress and its data content.

**Table 6: I<sup>2</sup>C-bus sequence for writing 1 register**

SDA line	Description
S	master starts with a start condition
Byte 1	master transmits device address (7 bits) plus write command bit (R/W = 0)
A	slave generates an acknowledge
Byte 2	master transmits programming mode and register subaddress to write to
A	slave generates an acknowledge
Byte 3	master transmits data 1
A	slave generates an acknowledge
P	master generates a stop condition

**Table 7: Byte format for writing 1 register**

Bits	7	6	5	4	3	2	1	0	
Byte 1	device address								R/W
	A6	A5	A4	A3	A2	A1	A0	-	
	1	0	0	1	1	0	X	0	
Byte 2	programming mode				register subaddress				
	-	-	MODE	SA4	SA3	SA2	SA1	SA0	
	X	X	0	-	-	-	-	-	
Byte 3	data 1								
	D7	D6	D5	D4	D3	D2	D1	D0	

**Table 8:** Write format bit description

Bit	Symbol	Description
<b>Byte 1</b>		
7 to 1	A[6:0]	<b>Device address</b> ; the TDA8754 address is 1001 10X; bit A0 relates with the voltage level on pin A0
0	R/W	<b>Write command bit</b> ; if R/W = 0, then write action
<b>Byte 2</b>		
7 to 6	-	not used
5	MODE	<b>Mode selection bit</b> ; if MODE = 0, then each register can be written independently
4 to 0	SA[4:0]	<b>Register subaddress</b> ; subaddress of the selected register (from 0 0000 to 1 1111)
<b>Byte 3</b>		
7 to 0	D[7:0]	<b>Data 1</b> ; this value is written in the selected register

### 9.1.2 Write all registers

All registers are programmed one after the other, by giving this initial condition (XX11 1111) as the subaddress state; thus, the registers are charged following the predefined sequence of 32 bytes (from subaddress 0 0000 to 1 1111).

**Table 9:** I<sup>2</sup>C-bus sequence for writing all registers

SDA line	Description
S	master starts with a start condition
Byte 1	master transmits device address (7 bits) plus write command bit (R/W = 0)
A	slave generates an acknowledge
Byte 2	master transmits programming mode and register subaddress to write to
A	slave generates an acknowledge
Byte 3	master transmits data 1
A	slave generates an acknowledge
:	:
Byte 34	master transmits data 32
A	slave generates an acknowledge
P	master generates a stop condition

**Table 10:** Byte format for writing all registers

Bits	7	6	5	4	3	2	1	0	
Byte 1	device address								R/W
	A6	A5	A4	A3	A2	A1	A0	-	
Byte 2	1	0	0	1	1	0	X	0	
	programming mode				register subaddress				
Byte (2 + n)	-	-	MODE	SA4	SA3	SA2	SA1	SA0	
	X	X	0	1	1	1	1	1	
data n									
	D7	D6	D5	D4	D3	D2	D1	D0	

**Table 11:** Write format bit description

Bit	Symbol	Description
<b>Byte 1</b>		
7 to 1	A[6:0]	<b>Device address</b> ; the TDA8754 address is 1001 10X; bit A0 relates with the voltage level on pin A0
0	R/W	<b>Write command bit</b> ; if R/W = 0, then write action
<b>Byte 2</b>		
7 to 6	-	not used
5	MODE	<b>Mode selection bit</b> ; if MODE = 1, then all registers can be written one after the other
4 to 0	SA[4:0]	<b>Register subaddress</b> ; initial condition is XX11 to 1111
<b>Byte (2 + n)</b>		
7 to 0	D[7:0]	<b>Data n</b> ; this value is written in register 00h + n

### 9.1.2.1 Read register

**Table 12:** I<sup>2</sup>C-bus sequence for reading one register

SDA line	Description
S	master starts with a start condition
Byte 1	master transmits device address (7 bits) plus write command bit (R/W = 0)
A	slave generates an acknowledge
Byte 2	master transmits programming mode and register subaddress to read from
A	slave generates an acknowledge
Byte 3	master transmits read register subaddress
A	slave generates an acknowledge
Byte 4	master transmits device address (7 bits) plus read command bit (R/W = 1)
A	slave generates an acknowledge
Byte 5	slave transmits data to master
A	master generates an not-acknowledge after reading the data byte
P	master generates a stop condition

**Table 13:** Byte format for reading register

Bits	7	6	5	4	3	2	1	0	
Byte 1	device address								
	A6	A5	A4	A3	A2	A1	A0	-	
	1	0	0	1	1	0	X	0	
Byte 2	programming mode			register subaddress					
	-	-	MODE	SA4	SA3	SA2	SA1	SA0	
	X	X	0	1	1	1	1	1	
Byte 3	read subaddress								
	-	-	-	-	-	-	RA1	RA0	
	0	0	0	0	0	0	-	-	

**Table 13:** Byte format for reading register ...*continued*

Bits	7	6	5	4	3	2	1	0
Byte 4	device address						R/W	
	A6	A5	A4	A3	A2	A1	A0	-
	1	0	0	1	1	0	X	1
Byte 5	data 1							
	D7	D6	D5	D4	D3	D2	D1	D0

**Table 14:** Read format bit description

Bit	Symbol	Description
<b>Byte 1</b>		
7 to 1	A[6:0]	<b>Device address</b> ; the TDA8754 address is 1001 10X; bit A0 relates to the voltage level on pin A0
0	R/W	<b>Write command bit</b> ; if R/W = 0, then write action
<b>Byte 2</b>		
7 to 6	-	not used
5	MODE	<b>Mode selection bit</b> ; if MODE = 0, then each register can be written independently
4 to 0	SA[4:0]	<b>Register subaddress</b> ; subaddress of the read register (1 1111)
<b>Byte 3</b>		
7 to 0	RA[1:0]	<b>Read address</b> ; this is the value of the read register to be selected
<b>Byte 4</b>		
7 to 1	A[6:0]	<b>Device address</b> ; the TDA8754 address is 1001 10X. Bit A0 relates with the voltage level on pin A0
0	R/W	<b>Read command bit</b> ; if R/W = 1, then read action
<b>Byte 5</b>		
7 to 0	D[7:0]	<b>Data 1</b> ; the value from read register is sent from the slave to the master

## 9.2 I<sup>2</sup>C-bus registers overview

**Table 15:** I<sup>2</sup>C-bus analog write registers

Addr	Name	Bit									Reset value	
		MSB										
		7	6	5	4	3	2	1	0			
00h	OFFSETR	OR7	OR6	OR5	OR4	OR3	OR2	OR1	OR0	0000 0000		
01h	COARSER	OR8	CR6	CR5	CR4	CR3	CR2	CR1	CR0	0100 0110		
02h	FINER	-	-	-	-	-	FR2	FR1	FR0	XXXX X000		
03h	OFFSETG	OG7	OG6	OG5	OG4	OG3	OG2	OG1	OG0	0000 0000		
04h	COARSEG	OG8	CG6	CG5	CG4	CG3	CG2	CG1	CG0	0100 0110		
05h	FINEG	-	-	-	-	-	FG2	FG1	FG0	XXXX X000		
06h	OFFSETB	OB7	OB6	OB5	OB4	OB3	OB2	OB1	OB0	0000 0000		
07h	COARSEB	OB8	CB6	CB5	CB4	CB3	CB2	CB1	CB0	0100 0110		
08h	FINEB	-	-	-	-	-	FB2	FB1	FB0	XXXX X000		
09h	SOG	DO	UP	FTRILEVEL	STRILEVEL	CKREFS	SOGSEL	SOGI1	SOGI0	0000 0001		
0Ah	PLLCTRL	IP1	IP0	Z2	Z1	Z0	DR2	DR1	DR0	0101 1100		
0Bh	PHASE	PA4	PA3	PA2	PA1	PA0	VCO2	VCO1	VCO0	0000 0101		
0Ch	DIVMSB	CKEXT	SCH CKREFO	EPSI1	EPSI0	DI11	DI10	DI9	DI8	0000 0110		
0Dh	DIVLSB	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0	1001 1000		
0Eh	H SYNCNCL	H SYNCNCL9	H SYNCNCL8	H SYNCNCL7	H SYNCNCL6	H SYNCNCL5	H SYNCNCL4	H SYNCNCL3	H SYNCNCL2	0010 0100		
0Fh	H BACKL	H SYNCNCL1	H SYNCNCL0	H BACKL9	H BACKL8	H BACKL7	H BACKL6	H BACKL5	H BACKL4	0000 1111		
10h	H DISPLMSB	H BACKL3	H BACKL2	H BACKL1	H BACKL0	H DISPL11	H DISPL10	H DISPL9	H DISPL8	1000 0101		
11h	H DISPLLSB	H DISPL7	H DISPL6	H DISPL5	H DISPL4	H DISPL3	H DISPL2	H DISPL1	H DISPL0	0000 0000		
12h	COAST	PRE COAST2	PRE COAST1	PRE COAST0	POST COAST4	POST COAST3	POST COAST2	POST COAST1	POST COAST0	0000 0000		
13h	H SYNCSEL	-	-	-	-	TESTCNT	BYSEPA	HSSEL	HSS	XXX X0100		
14h	V SYNCSEL	-	-	-	TSTCOAST	COE	VSS	COSSEL2	COSSEL1	XXX0 0000		
15h	CLAMP	-	HSOSEL	CLPSEL2	CLPSEL1	CLPH	CLPENL	ICLP	CLPT	X010 0000		
16h	INVERTER	-	COS	CLPS	CKREFO INV	DEO INVRGB	HSO INVRGB	VSO INVRGB	FIELD0 INV	X000 0000		
17h	OUTPUT	RGBSEL	TEN	AGCSEL1	AGCSEL0	BLKEN	DMXRGB	ODDARGB	SHIFTRGB	0000 0000		
18h	OUTPUTEN1	-	-	-	BOENRGB	AOENRGB	OROEN	TOUTERGB	TOUTSRGB	XXX1 1100		

Table 15: I<sup>2</sup>C-bus analog write registers ...continued

Addr	Name	Bit									Reset value	
		MSB										
		7	6	5	4	3	2	1	0			
19h	OUTPUTEN2	CKROEN	CSOEN	DEOEN RGB	HSOEN RGB	HPDOEN	VSOEN RGB	CLPOEN	FIELDEN	1111 1111		
1Ah	CLKOUTPUT	-	-	-	CKSEL RGB	DLYCLK RGB	CKDAT INV	OUT OSCILL	CKOEN RGB	XXX0 0001		
1Bh	INTOSC	-	-	-	-	-	-	SWITCH OSC	INTOSC OFF	XXXX XX00		
1Ch	reserved											
1Dh	reserved											
1Eh	PWRMGT	-	-	-	-	SHCKDMX	SHCKADC	STBY	DVIRGB	XXXX 0000		
1Fh	READADDR	-	-	-	-	-	-	ADDR1	ADDR0	XXXX XX00		

Table 16: I<sup>2</sup>C-bus analog read registers; see note 1

Addr	Name	Bit									Reset value	
		MSB										
		7	6	5	4	3	2	1	0			
ADDR[0:0]	VERSION	-	-	-	-	VER3	VER2	VER1	VER0	XXXX 0000		
ADDR[0:1]	SIGN	-	-	POLVS2	POLVS1	POLCHS2	POLCHS1	POLHS2	POLHS1	XX00 0000		
ADDR[1:0]	ACTIVITY1	ACVS2	ACVS1	ACSOG2	ACSOG1	ACCHS2	ACCHS1	ACHS2	ACHS1	0000 0000		
ADDR[1:1]	ACTIVITY2	-	ASD	3LEVEL	ACFIELD	HPDO	ACVSSEP	ACRXC1	ACRXC0	X000 0000		

[1] The read register address is specified with bits ADDR1 and ADDR0 of register READADDR.



### 9.3 Offset registers (R, G and B)

The offset registers contain a 9-bit value which controls the clamp level for the RGB channels. The 8 LSBs are in the offset registers and the 1 MSB is in the coarse gain control register. The relationship between the programming code and the level of the clamp code is given in [Table 19](#). The reset value is: clamp code = 0 and ADC output = 0.

**Table 17: Offset registers (00h, 03h, 06h) bit allocation**

Register	7	6	5	4	3	2	1	0
OFFSETR (00h)	OR7	OR6	OR5	OR4	OR3	OR2	OR1	OR0
OFFSETG (03h)	OG7	OG6	OG5	OG4	OG3	OG2	OG1	OG0
OFFSETB (06h)	OB7	OB6	OB5	OB4	OB3	OB2	OB1	OB0
Reset	0	0	0	0	0	0	0	0

**Table 18: Offset registers (00h, 03h, 06h) bit description**

Bit	Symbol	Description
<b>OFFSETR (address: 00h)</b>		
7 to 0	OR[7:0]	offset R channel; LSB in this register and MSB bit OR8 in register COARSER
<b>OFFSETG (address: 03h)</b>		
7 to 0	OG[7:0]	offset G channel; LSB in this register and MSB bit OG8 in register COARSEG
<b>OFFSETB (address: 06h)</b>		
7 to 0	OB[7:0]	offset B channel; LSB in this register and MSB bit OB8 in register COARSEB

**Table 19: Coding for clamp level and ADC output**

Value	OR8	OR7	OR6	OR5	OR5	OR3	OR2	OR1	OR0	Clamp code (decimal)	ADC output (code transition)
	OG8	OG7	OG6	OG5	OG4	OG3	OG2	OG1	OG0		
	OB8	OB7	OB6	OB5	OB4	OB3	OB2	OB1	OB0		
1E9h	1	1	1	1	0	1	0	0	0	-24	-24/-23
1EAh	1	1	1	1	0	1	0	0	1	-23	-23/-22
:										:	:
1FFh	1	1	1	1	1	1	1	1	1	-1	-1/0
000h	0	0	0	0	0	0	0	0	0	0	0/1
001h	0	0	0	0	0	0	0	0	1	+1	1/2
:										:	:
03Fh	0	0	0	1	1	1	1	1	1	63	63/64
040h	0	0	1	0	0	0	0	0	0	64	64/65
:										:	:
078h	0	0	1	1	1	1	0	0	0	120	120/121
079h	0	0	1	1	1	1	0	0	1	121	121/122
:										:	:
080h	0	1	0	0	0	0	0	0	0	128	128/129

**Table 19:** Coding for clamp level and ADC output ...continued

Value	OR8	OR7	OR6	OR5	OR5	OR3	OR2	OR1	OR0	Clamp code (decimal)	ADC output (code transition)
	OG8	OG7	OG6	OG5	OG4	OG3	OG2	OG1	OG0		
	OB8	OB7	OB6	OB5	OB4	OB3	OB2	OB1	OB0		
:									:	:	:
086h	0	1	0	0	0	0	1	1	0	134	134/135
087h	0	1	0	0	0	0	1	1	1	135	135/136

## 9.4 Coarse registers (R, G and B)

The coarse gain of the AGC is controlled with 7 bits. The code gain can vary from 32 to 95; see [Table 22](#).

**Table 20:** Coarse gain registers (01h, 04h, 07h) bit allocation with reset

Register	7	6	5	4	3	2	1	0
COARSER (01h)	OR8	CR6	CR5	CR4	CR3	CR2	CR1	CR0
COARSEG (04h)	OG8	CG6	CG5	CG4	CG3	CG2	CG1	CG0
COARSEB (07h)	OB8	CB6	CB5	CB4	CB3	CB2	CB1	CB0
Reset	0	1	0	0	0	1	1	0

**Table 21:** Coarse gain registers (01h, 04h, 07h) bit description

Bit	Symbol	Description
<b>COARSER (address: 01h)</b>		
7	OR8	offset R channel; MSB bit of offset value
6 to 0	CR[6:0]	coarse gain of the AGC for R channel
<b>COARSEG (address: 04h)</b>		
7	OG8	offset G channel; MSB bit of offset value
6 to 0	CG[6:0]	coarse gain of the AGC for G channel
<b>COARSEB (address: 07h)</b>		
7	OB8	offset B channel; MSB bit of offset value
6 to 0	CB[6:0]	coarse gain of the AGC for B channel

**Table 22:** Coarse register

Value	CR6	CR5	CR4	CR3	CR2	CR1	CR0	V <sub>i</sub> (full-scale)	Gain ADC
32	0	1	0	0	0	0	0	1.000	1.000
33	0	1	0	0	0	0	1	0.992	1.008
:								:	:
63	0	1	1	1	1	1	1	0.753	1.328
64	1	0	0	0	0	0	0	0.746	1.340
65	1	0	0	0	0	0	1	0.738	1.355
:								:	:
69	1	0	0	0	1	0	1	0.706	1.416