

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# **TDA8933**

## Class-D audio amplifier

Rev. 01 — 15 May 2007

Preliminary data sheet

### 1. General description

The TDA8933 is a high efficiency class-D amplifier with low power dissipation.

The continuous time output power is  $2\times 10$  W in a stereo half bridge application ( $R_L=8~\Omega$ ) or  $1\times 20$  W in a mono full bridge application ( $R_L=16~\Omega$ ). Due to the low power dissipation the device can be used without any external heat sink when playing music. Due to the implementation of Thermal Foldback (TF), even for high supply voltages and/or lower load impedances, the device will continue to operate with considerable music output power without the need for an external heat sink.

The device has two full differential inputs driving two independent outputs. It can be used in a mono full bridge configuration (Bridge-Tied Load (BTL)) or a stereo half bridge configuration (Single-Ended (SE)).

#### 2. Features

- High efficiency
- Application without heat sink using thermally enhanced small outline package
- Operating voltage from 10 V to 36 V asymmetrical or ± 5 V to ± 18 V symmetrical
- Thermally protected
- Thermal foldback
- Current limiting to avoid audio holes
- Full short circuit proof to supply lines (using advanced current protection)
- Switchable internal / external oscillator (master-slave setting)
- No pop noise
- Low power dissipation
- Mono bridge-tied load (full bridge) or stereo single-ended (half bridge) application
- Full differential inputs

## 3. Applications

- Flat panel television sets
- Flat panel monitor sets
- Multimedia systems
- Wireless speakers
- Mini/micro systems
- Home sound sets



Class-D audio amplifier

## 4. Quick reference data

Table 1. Quick reference data

Table 1.	Quick release data					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
General;	$V_p = 25 \text{ V}, f_{osc} = 320 \text{ I}$	$\kappa$ Hz, $T_{amb}$ = 25 °C unless specified $\alpha$	otherwis	se		
$V_{P}$	supply voltage	asymmetrical supply	10	25	36	V
		symmetrical supply	5	12.5	18	V
lР	supply current	Sleep mode	-	0.6	1.0	mA
$I_{q(tot)}$	total quiescent current	Operating mode; no load, no snubbers or filter connected	-	40	50	mA
Stereo S	E channel					
$P_{o(RMS)} \\$	RMS output power	continuous time output power [1] per channel				
		$R_L = 4 \Omega$ ; $V_P = 17 V$				
		THD+N = 0.5 %, $f_i = 1 \text{ kHz}$	5.9	6.5	-	W
		THD+N = $0.5 \%$ , $f_i = 100 Hz$	-	6.5	-	W
		THD+N = 10 %, $f_i = 1 \text{ kHz}$	7.5	8.3	-	W
		THD+N = 10 %, $f_i = 100 \text{ Hz}$	-	8.3	-	W
		$R_L = 8 \Omega$ ; $V_P = 25 V$				
		THD+N = 0.5 %, $f_i = 1 \text{ kHz}$	7.3	8.1	-	W
		THD+N = $0.5 \%$ , $f_i = 100 Hz$	-	8.1	-	W
		THD+N = 10 %, $f_i = 1 \text{ kHz}$	9.3	10.3	-	W
		THD+N = 10 %, $f_i = 100 \text{ Hz}$	-	10.3	-	W
		short time output power per channel; THD+N = 10 %, see Figure 23 for details				
		$R_L = 8 \Omega; V_P = 31 V$				
		THD+N = 0.5 %	11.2	12.4	-	W
		THD+N = 10 %	14.1	15.7	-	W

Class-D audio amplifier

Table 1. Quick reference data ... continued

14510 11	Quion rolororio	ataoonanada					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Mono BT	L channel						
P <sub>o(RMS)</sub>	RMS output power	continuous time output power	[1]				
		THD+N = 10 %; $f_i = 1 \text{ kHz}$					
		$R_L = 8 \Omega; V_P = 17 V$					
		THD+N = 0.5 %, $f_i = 1 \text{ kHz}$		11.9	13.2	-	W
		THD+N = 0.5 %, $f_i$ = 100 Hz		-	13.2	-	W
		$THD+N = 10 \%, f_i = 1 \text{ kHz}$		15.4	17.1	-	W
		THD+N = 10 %, $f_i$ = 100 Hz		-	17.1	-	W
		$R_L = 16 \Omega; V_P = 25 V$					
		THD+N = 0.5 %, $f_i = 1 \text{ kHz}$		14.9	16.5	-	W
		THD+N = 0.5 %, $f_i$ = 100 Hz		-	16.5	-	W
		$THD+N = 10 \%, f_i = 1 \text{ kHz}$		18.9	21	-	W
		THD+N = 10 %, $f_i$ = 100 Hz		-	21	-	W
		short time output power; THD+N = 10 %, see Figure 35 for details	[2]				
		$R_L = 16 \Omega; V_P = 31 V$					
		THD+N = 0.5 %		22.8	25.3	-	W
		THD+N = 10 %		28.8	32	-	W

<sup>[1]</sup> Output power is measured indirectly, based on R<sub>DSon</sub> measurement.

## 5. Ordering information


Table 2. Ordering information

Type number	Package		
	Name	Description	Version
TDA8933T	SO32	plastic small outline package; 32 leads; body width 7.5 mm	SOT287-1

<sup>[2] 2</sup> layer application board (55 mm  $\times$  45 mm), 35  $\mu$ m copper, FR4 base material in free air with natural convection.

Class-D audio amplifier


## 6. Block diagram



Class-D audio amplifier

## 7. Pinning information

#### 7.1 Pinning



### 7.2 Pin description

Table 3. Pinning description

Symbol	Pin	Description
$V_{SSD(HW)}$	1	negative digital supply voltage and handle wafer connection
IN1P	2	positive audio input for channel 1
IN1N	3	negative audio input for channel 1
DIAG	4	diagnostic output; open-drain
ENGAGE	5	engage input to switch between Mute mode and Operating mode
POWERUP	6	power-up input to switch between Sleep mode and Mute mode
CGND	7	control ground; reference for POWERUP, ENGAGE and DIAG
$V_{DDA}$	8	positive analog supply voltage
$V_{SSA}$	9	negative analog supply voltage
OSCREF	10	input internal oscillator setting (only master setting)
HVPREF	11	decoupling of internal half supply voltage reference
INREF	12	decoupling for input reference voltage
TEST	13	test signal input; for testing purpose only
IN2N	14	negative audio input for channel 2
IN2P	15	positive audio input for channel 2
V <sub>SSD(HW)</sub>	16	negative digital supply voltage and handle wafer connection
V <sub>SSD(HW)</sub>	17	negative digital supply voltage and handle wafer connection
DREF	18	decoupling of internal (reference) 5 V regulator for logic supply

Class-D audio amplifier

Table 3. Pinning description ...continued

Symbol	Pin	Description
HVP2	19	half supply output voltage 2 for charging single-ended capacitor for channel 2
V <sub>DDP2</sub>	20	positive power supply voltage for channel 2
BOOT2	21	bootstrap high-side driver channel 2
OUT2	22	Pulse Width Modulated (PWM) output channel 2
V <sub>SSP2</sub>	23	negative power supply voltage for channel 2
STAB2	24	decoupling of internal 11 V regulator for channel 2 drivers
STAB1	25	decoupling of internal 11 V regulator for channel 1 drivers
V <sub>SSP1</sub>	26	negative power supply voltage for channel 1
OUT1	27	PWM output channel 1
BOOT1	28	bootstrap capacitor for channel 1
V <sub>DDP1</sub>	29	positive power supply voltage for channel 1
HVP1	30	half supply output voltage 1 for charging single-ended capacitor for channel 1
OSCIO	31	oscillator input in slave configuration or oscillator output in master configuration
V <sub>SSD(HW)</sub>	32	negative digital supply voltage and handle wafer connection

### 8. Functional description

#### 8.1 General

The TDA8933 is a mono full bridge or stereo half bridge audio power amplifier using class-D technology. The audio input signal is converted into a Pulse Width Modulated (PWM) signal via an analog input stage and PWM modulator. To enable the output power Diffusion Metal Oxide Semiconductor (DMOS) transistors to be driven, this digital PWM signal is applied to control and handshake block and driver circuits for both the high side and low side. A 2nd-order-low-pass filter converts the PWM signal to an analog audio signal across the loudspeakers.

The TDA8933 contains two independent half bridges with full differential input stages. The loudspeakers can be connected in the following configurations:

- Mono full bridge: Bridge Tied Load (BTL)
- Stereo half bridge: Single-Ended (SE)

The TDA8933 contains circuits common to both channels, such as: the oscillator, all reference sources, the mode functionality and a digital timing manager.

The following protections are built-in: thermal foldback, temperature, current and voltage.

Class-D audio amplifier

#### 8.2 Mode selection and interfacing

The TDA8933 can be switched to one of four operating modes using pins POWERUP and ENGAGE:

- Sleep mode: with low supply current
- Mute mode: the amplifiers are switching idle (50 % duty cycle), but the audio signal at the output is suppressed by disabling the V<sub>I</sub>-converter input stages. The capacitors on pins HVP1 and HVP2 have been charged to half the supply voltage (asymmetrical supply only)
- · Operating mode: the amplifiers are fully operational with an output signal
- · Fault mode

Both pins POWERUP and ENGAGE refer to pin CGND.

<u>Table 4</u> shows the different modes as a function of the voltages on the POWERUP and ENGAGE pins.

Table 4. Mode selection for the TDA8933

Mode	Pin		
	POWERUP[1]	ENGAGE[1]	DIAG
Sleep	< 0.8 V	< 0.8 V	undefined
Mute	2 V to 6 V	< 0.8 V	> 2 V
Operating	2 V to 6 V	3 V to 6 V	> 2 V
Fault	2 V to 6 V	undefined	< 0.8 V


<sup>[1]</sup> When there are symmetrical supply conditions, the voltage applied to pins POWERUP and ENGAGE must never exceed the supply voltage (V<sub>DDA</sub>, V<sub>DDP1</sub> or V<sub>DDP2</sub>).

If the transition between Mute mode and Operating mode is controlled via a time constant, the start-up will be pop free since the DC output offset voltage is applied gradually to the output between Mute mode and Operating mode. The bias current setting of the  $V_l$ -converters is related to the voltage on pin ENGAGE.

- Mute mode: the bias current setting of the V<sub>I</sub>-converters is zero (V<sub>I</sub>-converters disabled).
- · Operating mode: the bias current is at maximum.

The time constant required to apply the DC output offset voltage gradually between Mute mode and Operating mode can be generated by applying a decoupling capacitor on pin ENGAGE. The value of the capacitor on pin ENGAGE should be 470 nF.

Class-D audio amplifier



#### 8.3 Pulse width modulation frequency

The output signal of the amplifier is a PWM signal with a carrier frequency of approximately 320 kHz. Using a 2nd-order-low-pass filter in the application results in an analog audio signal across the loudspeaker. The PWM switching frequency can be set by an external resistor  $R_{\rm osc}$  connected between pin OSCREF and  $V_{\rm SSD(HW)}$ . The carrier frequency can be set between 300 kHz and 500 kHz. Using an external resistor of 39 k $\Omega$ , the carrier frequency is set to an optimized value of 320 kHz (see Figure 4).

If two or more TDA8933 devices are used in the same audio application, it is recommended to synchronize the switching frequency of all devices. This can be done by connecting all the OSCIO pins together and configuring one of the TDA8933 devices in the application as the clock master. Configure the other TDA8933 devices as slaves.

Pin OSCIO is a 3-state input or output buffer. Pin OSCIO is configured in master mode as oscillator output, and in slave mode as oscillator input. Master mode is enabled by applying a resistor between pin OSCREF and  $V_{SSD(HW)}$ , while slave mode is enabled by connecting pin OSCREF directly to  $V_{SSD(HW)}$  (without any resistor).

The value of the resistor also sets the frequency of the carrier and can be calculated with Equation 1:

Class-D audio amplifier

$$f_{osc} = \frac{12.45 \times 10^9}{R_{osc}} \tag{1}$$

Where:

f<sub>osc</sub> = oscillator frequency (Hz)

 $R_{osc}$  = oscillator resistor ( $\Omega$ ) (on pin OSCREF)




Table 5 summarizes how to configure the TDA8933 in master or slave configuration.

Table 5. Master/slave configuration

Configuration	Pin		
	OSCREF	OSCIO	
Master	$R_{\rm osc} > 25 \text{ k}\Omega \text{ to } V_{\rm SSD(HW)}$	output	
Slave	$R_{osc} = 0 \Omega$ ; shorted to $V_{SSD(HW)}$	input	

#### 8.4 Protections

The following protections are implemented in the TDA8933:

- · Thermal Foldback (TF)
- OverTemperature Protection (OTP)
- OverCurrent Protection (OCP)
- Window Protection (WP)
- Supply voltage protections
  - UnderVoltage Protection (UVP)
  - OverVoltage Protection (OVP)
  - UnBalance Protection (UBP)
- ElectroStatic Discharge (ESD)

The behavior of the device under the different fault conditions differs according to the protection activated and is described in the following sections.

Class-D audio amplifier

#### 8.4.1 Thermal Foldback (TF)

If the junction temperature of the TDA8933 exceeds the threshold level ( $T_j > 140~^{\circ}C$ ), the gain of the amplifier is decreased gradually to a level where the combination of dissipation (P) and the thermal resistance from junction to ambient ( $R_{th(j-a)}$ ) results in a junction temperature around the threshold level.

This means that the device will not switch off completely, but remains operational at lower output power levels. With music output signals, this feature enables high peak output powers while still operating without any external heat sink other than the printed-circuit board area.

If the junction temperature still increases due to external causes, the OverTemperature Protection (OTP) shuts down the amplifier completely.

#### 8.4.2 OverTemperature Protection (OTP)

If the junction temperature  $T_i > 155$  °C, the power stage will shut down immediately.

#### 8.4.3 OverCurrent Protection (OCP)

When the output current of the device exceeds 2 A due to a short-circuit across the load or an impedance drop, the cycle-by-cycle current limitation becomes active. This means the device will not switch off, but continue to operate while limiting the current without causing audio holes (interruptions). The maximum output current will not go beyond the absolute maximum current.

If the current exceeds 2 A due to a low ohmic short from the demodulated output (after the inductor) to either  $V_{SS}$  or  $V_{DD}$  both power stages become floating. The DIAG is set low for 50 ms and the internal timer of 100 ms is started. The timer will keep both power stages disabled for 100 ms. As long as the short remains, this cycle will repeat. The average power dissipation in the TDA8933 will be low because the short-circuit current will flow only during a very small part of the timer cycle of 100 ms.

#### 8.4.4 Window Protection (WP)

WP checks the PWM output voltage before switching from Sleep mode to Mute mode (outputs switching) and is activated:

- During the start-up sequence, when pin POWERUP is switched from Sleep mode to Mute mode.
  - In the event of a short-circuit at one of the output terminals to  $V_{DDP1}$ ,  $V_{SSP1}$ ,  $V_{DDP2}$  or  $V_{SSP2}$  the start-up procedure is interrupted and the TDA8933 waits for open-circuit outputs. Because the check is done before enabling the power stages, no large currents will flow in the event of a short-circuit.
- When the amplifier is shut down completely, due to activation of the OCP because a short to one of the supply lines is made, then during restart (after 100 ms) the window protection will be activated. As a result, the amplifier will not start up until the short to the supply lines is removed.

#### 8.4.5 Supply voltage protections

If the supply voltage drops below 10 V, the UVP circuit is activated and the system will shut down directly. This switch-off will be silent and without pop noise. When the supply voltage rises above the threshold level, the system is restarted again after 100 ms.

Class-D audio amplifier

If the supply voltage exceeds 36 V, the OVP circuit is activated and the power stages will shut down. It is re-enabled as soon as the supply voltage drops below the threshold level. The system is restarted again after 100 ms.

It should be noted that supply voltages > 40 V may damage the TDA8933. Two conditions should be distinguished:

- If the supply voltage is pumped to higher values by the TDA8933 application itself (see also <u>Section 14.8</u>), the OVP is triggered and the TDA8933 is shut down. The supply voltage will decrease and the TDA8933 is protected against any overstress.
- If a supply voltage > 40 V is caused by other or external causes, the TDA8933 will shut down, but the device can still be damaged since the supply voltage will remain > 40 V in this case. The OVP protection is not a supply clamp.

An additional UBP circuit compares the positive analog supply voltage ( $V_{DDA}$ ) and the negative analog supply voltage ( $V_{SSA}$ ) and is triggered if the voltage difference between them exceeds a certain level. This level depends on the sum of both supply voltages. The unbalance threshold levels can be defined as follows:

- LOW-level threshold: V<sub>P(th)(ubp)I</sub> < 8/5 × V<sub>HVPREF</sub>
- HIGH-level threshold:  $V_{P(th)(ubp)h} > 8/3 \times V_{HVPREF}$

In a symmetrical supply the UBP is released when the unbalance of the supply voltage is within 6 % of its starting value.

<u>Table 6</u> shows an overview of all protections and the effect on the output signal.


Table 6. Overview of protections for the TDA8933

Protection	Restart	Restart		
	When fault is removed	Every 100 ms		
OTP	no	yes		
OCP	yes	no		
WP	yes	no		
UVP	no	yes		
OVP	no	yes		
UBP	no	yes		

Class-D audio amplifier

#### 8.5 Diagnostic input and output


Whenever one of the protections is triggered, except for TF, pin DIAG is activated to LOW level (see <u>Table 6</u>). An internal reference supply will pull up the open-drain DIAG output to approximately 2.4 V. This internal reference supply can deliver approximately 50  $\mu$ A. The DIAG pin refers to pin CGND.The diagnostic output signal during different short circuit conditions is illustrated in <u>Figure 5</u>. Using pin DIAG as input, a voltage < 0.8 V will put the device into Fault mode.



#### 8.6 Differential inputs

For a high common-mode rejection ratio and for maximum flexibility in the application, the audio inputs are fully differential. By connecting the inputs anti-parallel, the phase of one of the two channels can be inverted, so that the amplifier can operate as a mono BTL amplifier. The input configuration for a mono BTL application is illustrated in Figure 6.

In the single-ended configuration it is also recommended to connect the two differential inputs in anti-phase. This has advantages for the current handling of the power supply at low signal frequencies and minimizes supply pumping (see also Section 14.8).



Class-D audio amplifier

#### 8.7 Output voltage buffers

When pin POWERUP is set HIGH, the half supply output voltage buffers are switched on in asymmetrical supply configuration. The start-up will be pop free because the device starts switching when the capacitor on pin HVPREF and the SE capacitors are completely charged.

#### Output voltage buffers:

- Pins HVP1 and HVP2: The time required for charging the SE capacitor depends on its value. The half supply voltage output is disabled when the TDA8933 is used in a symmetrical supply application.
- Pin HVPREF: This output voltage reference buffer charges the capacitor on pin HVPREF.
- Pin INREF: This output voltage reference buffer charges the input reference capacitor on pin INREF. Pin INREF applies the bias voltage for the inputs.


Class-D audio amplifier


## 9. Internal circuitry


Table 7. Internal circuitry

Pin	Symbol	Equivalent circuit
1, 16, 17, 32	$V_{SSD(HW)}$	1, 16, 17, 32 VDDA VSSA 001aad784

2	IN1P
3	IN1N
12	INREF
14	IN2N
15	IN2P







Class-D audio amplifier

 Table 7.
 Internal circuitry ...continued

Pin	Symbol	Equivalent circuit
6	POWERUP	VDDA  A  VSSA CGND 001aad788
7	CGND	V <sub>DDA</sub> 7 V <sub>SSA</sub> 001aad789
8	$V_{DDA}$	V <sub>SSA</sub> V <sub>SSD</sub> 001aad790
9	V <sub>SSA</sub>	VDDA  VDDA  VSSD 001aad791

Class-D audio amplifier

 Table 7.
 Internal circuitry ...continued

Pin	Symbol Equivalent circui	t
10	OSCREF	V <sub>DDA</sub> I <sub>ref</sub> V <sub>SSA</sub> 001aad792
11	HVPREF	VDDA  11  VSSA 010aaa199
13	TEST	V <sub>DDA</sub> 13  V <sub>SSA</sub> 001aad795
18	DREF	18 VDD VSSD 010aaa200
19	HVP2	
30	HVP1	19, 30 V <sub>SSA</sub> 010aaa201
20	$V_{DDP2}$	20.20
23	V <sub>SSP2</sub>	20, 29 ——
26	V <sub>SSP1</sub>	<b>本</b>
29	$V_{DDP1}$	23, 26 001aad798

16 of 47

### Class-D audio amplifier

 Table 7.
 Internal circuitry ...continued

Table 1.	internal circuit	ycommueu	
Pin	Symbol	Equivalent circuit	
21	BOOT2		
28	BOOT1	21, 28 OUT1, OUT2 001aad799	
22	OUT2		
27	OUT1	V <sub>DDP1</sub> , V <sub>DDP2</sub> 22, 27 V <sub>SSP1</sub> , V <sub>SSP2</sub> 010ac	aa202
24	STAB2		
25	STAB1	24, 25 V <sub>SSP1</sub> , V <sub>SSP2</sub> 010aa	DA
31	OSCIO	DREF 010e	VssD aaa204

**Class-D** audio amplifier

### 10. Limiting values

Table 8. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_P$	supply voltage	asymmetrical supply		-0.3	+40	V
$V_{x}$	voltage on pin x					
	IN1P, IN1N, IN2P, IN2N		<u>[1]</u>	<b>-</b> 5	+5	V
	OSCREF, OSCIO, TEST		<u>[2]</u>	V <sub>SSD(HW)</sub> - 0.3	5	V
	POWERUP, ENGAGE, DIAG		[3]	V <sub>CGND</sub> - 0.3	6	V
	all other pins		<u>[4]</u>	V <sub>SS</sub> - 0.3	$V_{DD} + 0.3$	V
I <sub>ORM</sub>	repetitive peak output current	maximum output current limiting	[5]	2.3	-	Α
Tj	junction temperature			-	150	°C
T <sub>stg</sub>	storage temperature			<b>–</b> 55	+150	°C
T <sub>amb</sub>	ambient temperature			-40	+85	°C
Р	power dissipation			-	5	W

<sup>[1]</sup> Measured with respect to pin INREF;  $V_x < V_{DD} + 0.3 \text{ V}$ .

#### 11. Thermal characteristics

Table 9. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j\text{-}a)}$	thermal resistance from	free air natural convection		-		
	junction to ambient	JEDEC test board	<u>[1]</u> -	41	44	K/W
		2 layer application board	[2] _	44	-	K/W
$\Psi_{j ext{-lead}}$	thermal characterization parameter from junction to lead		-	-	30	K/W
$\Psi_{j ext{-top}}$	thermal characterization parameter from junction to top of package		[3] -	-	8	K/W

<sup>[1]</sup> Measured in a JEDEC high K-factor test board (standard EIA/JESD 51-7) in free air with natural convection.

<sup>[2]</sup> Measured with respect to pin  $V_{SSD(HW)}$ ;  $V_x < V_{DD} + 0.3 \text{ V}$ .

<sup>[3]</sup> Measured with respect to pin CGND;  $V_x < V_{DD} + 0.3 \text{ V}$ .

 $<sup>[4] \</sup>quad \mathsf{V}_{\mathsf{SS}} = \mathsf{V}_{\mathsf{SSP1}} = \mathsf{V}_{\mathsf{SSP2}}; \, \mathsf{V}_{\mathsf{DD}} = \mathsf{V}_{\mathsf{DDP1}} = \mathsf{V}_{\mathsf{DDP2}}.$ 

<sup>[5]</sup> Current limiting concept.

<sup>[2] 2</sup> layer application board (55 mm × 45 mm), 35 μm copper, FR4 base material in free air with natural convection.

<sup>[3]</sup> Strongly dependent on where the measurement is taken on the package.

Class-D audio amplifier

## 12. Static characteristics

Table 10. Characteristics

 $V_P$  = 25 V,  $f_{osc}$  = 320 kHz and  $T_{amb}$  = 25 °C; unless specified otherwise.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
V <sub>P</sub>	supply voltage	asymmetrical supply	10	25	36	V
		symmetrical supply	±5	±12.5	±18	V
lР	supply current	Sleep mode	-	0.6	1.0	mA
I <sub>q(tot)</sub>	total quiescent current	Operating mode; no load, no snubbers or filter connected	-	40	50	mA
Series res	istance output switches					
R <sub>DSon</sub>	drain-source on-state	T <sub>j</sub> = 25 °C	-	350	-	$m\Omega$
	resistance	T <sub>j</sub> = 125 °C	-	545	-	$m\Omega$
Power up	input: pin POWERUP[1]					
VI	input voltage		0	-	6.0	V
l <sub>l</sub>	input current	$V_I = 3 V$	-	1	20	μΑ
V <sub>IL</sub>	LOW-level input voltage		0	-	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		2	-	6.0	V
Engage in	put: pin ENGAGE[1]					
Vo	output voltage		4.2	4.6	5.0	V
VI	input voltage		0	-	6.0	V
I <sub>O</sub>	output current	$V_I = 3 V$	-	20	40	μΑ
V <sub>IL</sub>	LOW-level input voltage		0	-	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		3	-	6.0	V
Diagnostic	output: pin DIAG[1]					
V <sub>O</sub>	output voltage	protection activated; see Table 6	-	-	0.8	V
		Operating mode	2	2.5	3.3	V
Bias volta	ge for inputs: pin INREF					
V <sub>O(bias)</sub>	bias output voltage	Reference to V <sub>SSA</sub>	-	2.1	-	V
Half suppl	y voltage					
Pins HVP1	and HVP2					
V <sub>O</sub>	output voltage	half supply voltage to charge SE capacitor	0.5V <sub>P</sub> – 0.2 V	0.5V <sub>P</sub>	0.5V <sub>P</sub> + 0.2 V	V
lo	output current	$V_{HVP1} = V_{HVP2} = V_O - 1 V$		50		mA
Pin HVPR	EF .					
V <sub>O</sub>	output voltage	half supply reference voltage in Mute mode	0.5V <sub>P</sub> – 0.2 V	0.5V <sub>P</sub>	0.5V <sub>P</sub> + 0.2 V	V
Reference	voltage for internal logic: p	in DREF				
Vo	output voltage		4.5	4.8	5.1	V

Class-D audio amplifier

**Table 10.** Characteristics ...continued  $V_P = 25 \text{ V}$ ,  $f_{osc} = 320 \text{ kHz}$  and  $T_{amb} = 25 \text{ °C}$ ; unless specified otherwise.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Amplifier o	outputs: pins OUT1 and OUT2					
$V_{O(offset)}$	output offset voltage	SE; with respect to HVPREF				
		Mute mode	-	-	15	mV
		Operating mode	-	-	100	mV
		BTL				
		Mute mode	-	-	20	mV
		Operating mode	-	-	150	mV
Stabilizer o	output: pins STAB1, STAB2					
V <sub>O</sub>	output voltage	Mute mode and Operating mode; with respect to pins V <sub>SSP1</sub> and V <sub>SSP2</sub>	10	11	12	V
Voltage pro	otections					
$V_{P(uvp)}$	undervoltage protection supply voltage		8.0	9.5	9.9	V
$V_{P(ovp)}$	overvoltage protection supply voltage		36.1	38.5	40	V
$V_{P(th)(ubp)I}$	low unbalance protection threshold supply voltage	V <sub>HVPREF</sub> = 11 V	-	-	18	V
$V_{P(th)(ubp)h}$	high unbalance protection threshold supply voltage	V <sub>HVPREF</sub> = 11 V	29	-	-	V
Current pro	otections					
O(ocp)	overcurrent protection output current	current limiting	2.0	2.3	-	Α
Temperatu	re protection					
T <sub>act(th_prot)</sub>	thermal protection activation temperature		155	-	160	°C
$T_{act(th\_fold)}$	thermal foldback activation temperature		140	-	150	°C
Oscillator r	reference: pin OSCIO[2]					
V <sub>IH</sub>	HIGH-level input voltage		4.0	-	5.0	V
V <sub>IL</sub>	LOW-level input voltage		0	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage		4.0	-	5.0	V
V <sub>OL</sub>	LOW-level output voltage		0	-	8.0	V
V <sub>slave(max)</sub>	maximum number of slaves	driven by one master	12	-	-	-

<sup>[1]</sup> Measured with respect to pin CGND.

<sup>[2]</sup> Measured with respect to pin  $V_{SSD(HW)}$ .

Class-D audio amplifier

© NXP B.V. 2007. All rights reserved.

## 13. Dynamic characteristics

Table 11. Switching characteristics

 $V_P = 25 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; \text{ unless otherwise specified.}$ 

	** *	•				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Internal os	scillator					
f <sub>osc</sub>	oscillator frequency	$R_{osc} = 39 \text{ k}\Omega$	-	320	-	kHz
		range	300	-	500	kHz
Timing PV	/M output: pins OUT1 and	OUT2				
t <sub>r</sub>	rise time	I <sub>O</sub> = 0 A	-	10	-	ns
t <sub>f</sub>	fall time	I <sub>O</sub> = 0 A	-	10	-	ns
t <sub>w(min)</sub>	minimum pulse width	$I_O = 0 A$	-	80	-	ns

Table 12. SE characteristics

 $V_P = 25 \text{ V}, R_L = 2 \times 8 \Omega, f_i = 1 \text{ kHz}, f_{osc} = 320 \text{ kHz}, R_S < 0.1 \Omega$  6 and  $T_{amb} = 25 \,^{\circ}C$ ; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$P_{o(RMS)}$	RMS output power	continuous time output power per channel	<u>[1]</u>				
		$R_L = 4 \Omega$ ; $V_P = 17 V$					
		$THD+N = 0.5 \%, f_i = 1 \text{ kHz}$		5.9	6.5	-	W
		THD+N = 0.5 %, $f_i$ = 100 Hz		-	6.5	-	W
		$THD+N = 10 \%, f_i = 1 \text{ kHz}$		7.5	8.3	-	W
		THD+N = 10 %, $f_i$ = 100 Hz		-	8.3	-	W
		$R_L = 8 \Omega; V_P = 25 V$					
		$THD+N = 0.5 \%, f_i = 1 \text{ kHz}$		7.3	8.1	-	W
		THD+N = $0.5 \%$ , $f_i = 100 Hz$		-	8.1	-	W
		$THD+N = 10 \%, f_i = 1 \text{ kHz}$		9.3	10.3	-	W
		THD+N = 10 %, $f_i = 100 \text{ Hz}$		-	10.3	-	W
		short time output power per channel; THD+N = 10 %, see Figure 23 for details	[2]				
		$R_L = 8 \Omega; V_P = 31 V$					
		THD+N = 0.5 %		11.2	12.4	-	W
		THD+N = 10 %		14.1	15.7	-	W
THD+N	total harmonic	P <sub>o</sub> = 1 W	[3]				
	distortion-plus-noise	f <sub>i</sub> = 1 kHz		-	0.011	0.1	%
		f <sub>i</sub> = 6 kHz		-	0.06	0.1	%
G <sub>v(cl)</sub>	closed-loop voltage gain	V <sub>i</sub> =100 mV; no load		29	30	31	dB
$ \Delta G_V $	voltage gain difference			-	0.5	1	dB
$\alpha_{\mathtt{CS}}$	channel separation	$P_0 = 1 \text{ W}; f_i = 1 \text{ kHz}$		70	80	-	dB
SVRR	supply voltage ripple	Operating mode	[4]				
	rejection	f <sub>i</sub> = 100 Hz		-	60	-	dB
		f <sub>i</sub> = 1 kHz		40	50	-	dB
$ Z_i $	input impedance	differential		70	100	-	kΩ

Class-D audio amplifier

Table 12. SE characteristics ... continued

 $V_P = 25~V,~R_L = 2 \times 8~\Omega,~f_i = 1~kHz,~f_{osc} = 320~kHz,~R_S < 0.1~\Omega$  [6] and  $T_{amb} = 25~^{\circ}C;~unless~otherwise~specified.$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{n(o)}$	noise output voltage	Operating mode; $R_s = 0 \Omega$	<u>[5]</u>	-	100	150	μV
		Mute mode	<u>[5]</u>	-	70	100	μV
V <sub>O(mute)</sub>	mute output voltage	Mute mode; $V_i = 1 \text{ V (RMS)}$ and $f_i = 1 \text{ kHz}$		-	100	-	μV
CMRR	common mode rejection ratio	$V_{i(cm)} = 1 V (RMS)$		-	75	-	dB
ηρο	output power efficiency	$P_0 = 10 \text{ W}$					
		$V_P = 17 \text{ V}; R_L = 4 \Omega$		86	87	-	%
		$V_P = 25 \text{ V}; R_L = 8 \Omega$		89	90	-	%

<sup>[1]</sup> Output power is measured indirectly; based on  $R_{DSon}$  measurement.

Table 13. BTL characteristics

 $V_P$  = 25 V,  $R_L$  = 16  $\Omega$ ,  $f_i$  = 1 kHz,  $f_{osc}$  = 320 kHz,  $R_S$  < 0.1  $\Omega$   $\Box$  and  $T_{amb}$  = 25  $^{\circ}$ C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$P_{o(RMS)}$	RMS output power	continuous time output power: THD+N = 10 %; $f_i$ = 1 kHz	[1]				
		$R_L = 8 \Omega; V_P = 17 V$					
		$THD+N = 0.5 \%, f_i = 1 \text{ kHz}$		11.9	13.2	-	W
		$THD+N = 0.5 \%, f_i = 100 Hz$		-	13.2	-	W
		$THD+N = 10 \%, f_i = 1 \text{ kHz}$		15.4	17.1	-	W
		$THD+N = 10 \%, f_i = 100 Hz$		-	17.1	-	W
		$R_L = 16 \Omega; V_P = 25 V$					
		$THD+N = 0.5 \%, f_i = 1 \text{ kHz}$		14.9	16.5	-	W
		$THD+N = 0.5 \%, f_i = 100 Hz$		-	16.5	-	W
		$THD+N = 10 \%$ , $f_i = 1 kHz$		18.9	21	-	W
		$THD+N = 10 \%, f_i = 100 Hz$		-	21	-	W
		short time output power; THD+N = 10 %, see Figure 35 for details	[2]				
		$R_L = 16 \Omega; V_P = 31 V$					
		THD+N = 0.5 %		22.8	25.3	-	W
		THD+N = 10 %		28.8	32	-	W
THD+N	total harmonic	P <sub>o</sub> = 1 W	[3]				
	distortion-plus-noise	f <sub>i</sub> = 1 kHz		-	0.04	0.1	%
		f <sub>i</sub> = 10 kHz		-	0.18	0.24	%
G <sub>v(cl)</sub>	closed-loop voltage gain			35	36	37	dB
$ Z_i $	input impedance	differential		35	50	-	kΩ

<sup>[2] 2</sup> layer application board (55 mm  $\times$  45 mm), 35  $\mu$ m copper, FR4 base material in free air with natural convection.

<sup>[3]</sup> THD+N is measured in a bandwidth of 20 Hz to 20 kHz, AES17 brick wall.

<sup>[4]</sup> Maximum  $V_{ripple} = 2 V (p-p)$ ;  $R_S = 0 \Omega$ .

<sup>[5]</sup> B = 20 Hz to 20 kHz, AES17 brick wall.

<sup>[6]</sup>  $R_S$  is the series resistance of inductor and capacitor of low-pass LC filter in the application.

Class-D audio amplifier

Table 13. BTL characteristics ...continued

 $V_P$  = 25 V,  $R_L$  = 16  $\Omega$ ,  $f_i$  = 1 kHz,  $f_{osc}$  = 320 kHz,  $R_S$  < 0.1  $\Omega$   $^{[5]}$  and  $T_{amb}$  = 25  $^{\circ}$ C; unless otherwise specified.

•	_ , , , , , , , , , , , , , , , , , , ,	, o amo			•		
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{n(o)}$	noise output voltage	$R_s = 0 \Omega$					
		Operating mode	<u>[4]</u>	-	100	150	μV
		Mute mode	<u>[4]</u>	-	70	100	μV
V <sub>O(mute)</sub>	mute output voltage	Mute mode; $V_i = 1 \text{ V (RMS)}$ and $f_i = 1 \text{ kHz}$		-	100	-	μV
CMRR	common mode rejection ratio	$V_{i(cm)} = 1 V (RMS)$		-	75	-	dB
$\eta_{po}$	output power efficiency	$P_0 = 17 \text{ W}; V_P = 17 \text{ V}; R_L = 8 \Omega$		87	89	-	%
		$P_0$ = 21 W; $V_P$ = 25 V; $R_L$ = 16 $\Omega$		90	92	-	%

<sup>[1]</sup> Output power is measured indirectly; based on  $R_{DSon}$  measurement.

<sup>[2] 2</sup> layer application board (55 mm  $\times$  45 mm), 35  $\mu$ m copper, FR4 base material in free air with natural convection.

<sup>[3]</sup> THD+N is measured in a bandwidth of 20 Hz to 20 kHz, AES17 brick wall.

<sup>[4]</sup> B = 22 Hz to 20 kHz, AES17 brick wall.

<sup>[5]</sup>  $R_S$  is the series resistance of inductor and capacitor of low-pass LC filter in the application.

**Class-D** audio amplifier

### 14. Application information

#### 14.1 Output power estimation

The output power  $P_o$  at THD+N = 0.5 %, just before clipping, for the SE and BTL configurations can be estimated using Equation 2 and Equation 3.

SE configuration:

$$P_{o(0.5\%)} = \frac{\left[\left(\frac{R_L}{R_L + R_{DSon} + R_s + R_{ESR}}\right) \times (1 - t_{w(min)} \times f_{osc}) \times V_P\right]^2}{8 \times R_L}$$
(2)

BTL configuration:

$$P_{o(0.5\%)} = \frac{\left[ \left( \frac{R_L}{R_L + 2 \times (R_{DSon} + R_s)} \right) \times (I - t_{w(min)} \times f_{osc}) \times V_P \right]^2}{2 \times R_I}$$
(3)

Where:

 $V_P$  = supply voltage  $V_{DDP1}$  -  $V_{SSP1}$  (V) or  $V_{DDP2}$  -  $V_{SSP2}$  (V)

 $R_L$  = load resistance ( $\Omega$ )

 $R_{DSon}$  = drain-source on-state resistance ( $\Omega$ )

 $R_s$  = series resistance output inductor ( $\Omega$ )

 $R_{ESR}$  = equivalent series resistance SE capacitance ( $\Omega$ )

 $t_{w(min)}$  = minimum pulse width (s); 80 ns typical


 $f_{osc}$  = oscillator frequency (Hz); 320 kHz typical with  $R_{osc}$  = 39 k $\Omega$ 


The output power  $P_0$  at THD+N = 10 % can be estimated by:

$$P_{o(10\%)} = 1.25 \times P_{o(0.5\%)} \tag{4}$$

<u>Figure 7</u> and <u>Figure 8</u> show the estimated output power at THD+N = 0.5 % and THD+N = 10 % as a function of the supply voltage for SE and BTL configurations at different load impedances. The output power is calculated with:  $R_{DSon}$  = 0.35  $\Omega$  (at  $T_i$  = 25 °C),  $R_s$  = 0.05  $\Omega$ ,  $R_{ESR}$  = 0.05  $\Omega$  and  $I_{O(ocp)}$  = 2 A (minimum).

#### **Class-D** audio amplifier







a. THD+N = 0.5 %

b. THD+N = 10 %

(1) When the maximum current of 2 A is reached, the current limitation feature becomes active. See also Section 8.4.3 for OCP details.

Fig 7. SE output power as a function of supply voltage





25 of 47

a. THD+N = 0.5 %

b. THD+N = 10 %

(1) When the maximum current of 2 A is reached, the current limitation feature becomes active. See also Section 8.4.3 for OCP details.

Fig 8. BTL output power as a function of supply voltage