## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Rev. 01 - 5 March 2008
Product data sheet

## 1. General description

The TDF8591TH is a high-efficiency class-D audio power amplifier with low power dissipation for application in car audio systems. The typical output power is $2 \times 100 \mathrm{~W}$ into $4 \Omega$.

The TDF8591TH is available in an HSOP24 power package with a small internal heat sink. Depending on the supply voltage and load conditions, a small or even no external heat sink is required. The amplifier operates over a wide supply voltage range from $\pm 14 \mathrm{~V}$ to $\pm 29 \mathrm{~V}$ and consumes a low quiescent current.

## 2. Features

- Zero dead time switching
- Advanced output current protection
- No DC offset induced pop noise at mode transitions
- High efficiency
- Supply voltage from $\pm 14 \mathrm{~V}$ to $\pm 29 \mathrm{~V}$
- Low quiescent current

■ Usable as a stereo Single-Ended (SE) amplifier or as a mono amplifier in Bridge-Tied Load (BTL)

- Fixed gain of 26 dB in SE and 32 dB in BTL
- High BTL output power: 310 W into $4 \Omega$
- Suitable for speakers in the $2 \Omega$ to $8 \Omega$ range
- High supply voltage ripple rejection
- Internal oscillator or synchronized to an external clock
- Full short-circuit proof outputs across load and to supply lines
- Thermal foldback and thermal protection
- AEC-Q100 qualified


## 3. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |
| TDF8591TH | HSOP24 | plastic, heatsink small outline package; 24 leads; low stand-off height | SOT566-3 |

## 4. Block diagram



Fig 1. Block diagram

## 5. Pinning information

### 5.1 Pinning



Fig 2. Pin configuration (top view)

### 5.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
| :---: | :---: | :---: |
| $V_{\text {SSA2 }}$ | 1 | negative analog supply voltage for channel 2 |
| SGND2 | 2 | signal ground for channel 2 |
| $\mathrm{V}_{\text {DDA2 }}$ | 3 | positive analog supply voltage for channel 2 |
| IN2M | 4 | negative audio input for channel 2 |
| IN2P | 5 | positive audio input for channel 2 |
| MODE | 6 | mode selection input: standby, mute or operating |
| OSC | 7 | oscillator frequency adjustment or tracking input |
| IN1P | 8 | positive audio input for channel 1 |
| IN1M | 9 | negative audio input for channel 1 |
| $V_{\text {DDA } 1}$ | 10 | positive analog supply voltage for channel 1 |
| SGND1 | 11 | signal ground for channel 1 |
| $V_{\text {SSA1 }}$ | 12 | negative analog supply voltage for channel 1 |
| DIAG | 13 | diagnostic for activated current protection |
| $V_{\text {DDP1 }}$ | 14 | positive power supply voltage for channel 1 |
| BOOT1 | 15 | bootstrap capacitor for channel 1 |
| OUT1 | 16 | PWM output from channel 1 |
| $V_{\text {SSP1 }}$ | 17 | negative power supply voltage for channel 1 |
| STABI | 18 | decoupling of internal stabilizer for logic supply |
| n.c. | 19 | not connected |
| $\mathrm{V}_{\text {SSP2 }}$ | 20 | negative power supply voltage for channel 2 |
| OUT2 | 21 | PWM output from channel 2 |
| BOOT2 | 22 | bootstrap capacitor for channel 2 |
| $V_{\text {DDP2 }}$ | 23 | positive power supply voltage for channel 2 |
| $\mathrm{V}_{\text {SSD }}$ | 24 | negative digital supply voltage[ [1] |

[1] The heatsink is internally connected to $V_{\text {SSD }}$.

## 6. Functional description

### 6.1 Introduction

The TDF8591TH is a dual channel audio power amplifier using class-D technology. The audio input signal is converted into a Pulse Width Modulated (PWM) signal via an analog input stage and PWM modulator. To enable the output power transistors to be driven, this digital PWM signal is applied to a control and handshake block and driver circuits for both the high-side and low-side. An external 2nd-order low-pass filter converts the PWM output signal to an analog audio signal across the loudspeakers.

The TDF8591TH contains two independent amplifier channels with a differential input stage, high output power, high efficiency ( $90 \%$ ), low distortion and a low quiescent current. The amplifier channels can be connected in the following configurations:

- Mono Bridge-Tied Load (BTL) amplifier
- Dual Single-Ended (SE) amplifiers

The TDF8591TH also contains circuits common to both channels such as the oscillator, all reference sources, the mode functionality and a digital timing manager. For protection a thermal foldback, temperature, current and voltage protection are built in.

### 6.2 Mode selection

The TDF8591TH can be switched in three operating modes via pin MODE:

- Standby mode; the amplifiers are switched off to achieve a very low supply current
- Mute mode; the amplifiers are switching idle ( $50 \%$ duty cycle), but the audio signal at the output is suppressed by disabling the VI-converter input stages
- Operating mode; the amplifiers are fully operational with output signal

The input stage (see Figure 1) contributes to the DC offset measured at the amplifier output. To avoid pop noise the DC output offset voltage should be increased gradually at a mode transition from mute to operating, or vice versa, by limiting the $d V_{\text {MODE }} / \mathrm{dt}$ on pin MODE, resulting in a small $d V_{O(\text { offset) }} / \mathrm{dt}$ for the DC output offset voltage. The required time constant for a gradually increase of the DC output offset voltage between mute and operating is generated via an RC network on pin MODE. An example of a switching circuit for driving pin MODE is illustrated in Figure 3 and explained in Table 3.


Fig 3. Example of mode selection circuit

Table 3. Mode selection

| S1 | S2 | Mode selection |
| :--- | :--- | :--- |
| closed | closed | Standby mode |
| closed | open | Standby mode |
| open | closed | Mute mode |
| open | open | Operating mode |

The value of the RC time constant should be dimensioned for 500 ms . If the $100 \mu \mathrm{~F}$ capacitor is left out of the application the voltage on pin MODE will be applied with a much smaller time constant, which might result in audible pop noises during start-up (depending on DC output offset voltage and used loudspeaker).

In order to fully charge the coupling capacitors at the inputs, the amplifier will remain automatically in Mute mode for approximately 150 ms before switching to Operating mode. A complete overview of the start-up timing is given in Figure 4.



Fig 4. Timing on mode selection input

### 6.3 Pulse width modulation frequency

The output signal of the amplifier is a PWM signal with a switching frequency that is set by an external resistor $\mathrm{R}_{\text {ext(OSC) }}$ connected between pins OSC and $\mathrm{V}_{\text {SSA }}$. An optimum setting for the carrier frequency is between 300 kHz and 350 kHz . An external resistor $\mathrm{R}_{\text {ext(OSC) }}$ of $30 \mathrm{k} \Omega$ sets the frequency to 310 kHz .

If two or more class-D amplifiers are used in the same audio application, it is recommended to synchronize the switching frequency of all devices to an external clock (see Section 12.3).

### 6.4 Protections

The following protections are included in TDF8591TH:

- Thermal Foldback (TF)
- OverTemperature Protection (OTP)
- OverCurrent Protection (OCP)
- Window Protection (WP)
- Supply voltage protections
- UnderVoltage Protection (UVP)
- OverVoltage Protection (OVP)
- Unbalance Protection (UBP)

The reaction of the device on the different fault conditions differs per protection and is described in Section 6.4.1 to Section 6.4.5.

### 6.4.1 Thermal foldback

If the junction temperature $T_{j}>145^{\circ} \mathrm{C}$, then the TF gradually reduced the gain, resulting in a smaller output signal and less dissipation. At $\mathrm{T}_{\mathrm{j}}=155^{\circ} \mathrm{C}$ the outputs are fully muted.

### 6.4.2 Overtemperature protection

If $\mathrm{T}_{\mathrm{j}}>160^{\circ} \mathrm{C}$, then the OTP will shut down the power stage immediately.

### 6.4.3 Overcurrent protection

The OCP will detect a short-circuit between the loudspeaker terminals or if one of the loudspeaker terminals is short-circuited to one of the supply lines.

If the output current tends to exceed the maximum output current of 12 A , the output voltage of the TDF8591TH will be regulated to a level where the maximum output current is limited to 12 A while the amplifier outputs remain switching, the amplifier does not shut down. When this active current limiting continues longer than a time $\tau$ (see Figure 5) the capacitor on pin DIAG is discharged below a threshold value and the TDF8591TH shuts down. Activation of current limiting and the triggering of the OCP is observed at pin DIAG (see Figure 5).

A maximum value for the capacitor on pin DIAG is 47 pF . The reference voltage on pin DIAG is $V_{\text {SSA }}$. Pin DIAG should not be connected to an external pull-up.


Fig 5. Pin DIAG with activated current limiting


Fig 6. Restart of the TDF8591TH
When the loudspeaker terminals are short-circuited and the OCP is triggered the TDF8591TH is switched off completely and will try to restart every 100 ms (see Figure 6):

- 50 ms after switch off pin DIAG will be released
- 100 ms after switch off the amplifier will return to mute
- 150 ms after switch off the amplifier will return to operation. If the short-circuit condition is still present after this time this cycle will be repeated. The average dissipation will be low because of the small duty cycle

A short-circuit of the loudspeaker terminals to one of the supply lines will also trigger the activation of the OCP and the amplifier will shut down. During restart the window protection will be activated. As a result the amplifier will not start up after 100 ms and pin DIAG will remain LOW until the short-circuit to the supply lines is removed.

### 6.4.4 Window protection

The WP checks the conditions at the output pins of the power stage and is activated:

- During the start-up sequence, when pin MODE is switched from standby to mute. In the event of a short-circuit at one of the output pins to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ the start-up procedure is interrupted and the TDF8591TH waits until the short-circuit to the supply lines has been removed. Because the test is done before enabling the power stages, no large currents will flow in the event of a short-circuit.
- When the amplifier is completely shut down due to activation of the OCP by a short-circuit to one of the supply lines, the window protection will then be activated during restart (after 100 ms ). As a result the amplifier will not start up until the short-circuit to the supply lines is removed.


### 6.4.5 Supply voltage protections

If the supply voltage drops below $\pm 12.5 \mathrm{~V}$, the UVP circuit is activated and the TDF8591TH switch-off will be silent and without pop noise. When the supply voltage rises above $\pm 12.5 \mathrm{~V}$, the TDF8591TH is restarted again after 100 ms .

If the supply voltage exceeds $\pm 33 \mathrm{~V}$ the OVP circuit is activated and the power stages will shut down. It is re-enabled as soon as the supply voltage drops below $\pm 33 \mathrm{~V}$. So in this case no timer of 100 ms is started. The maximum operating supply voltage is $\pm 29 \mathrm{~V}$ and if the supply voltage is above the maximal allowable voltage of $\pm 34 \mathrm{~V}$ (see Section 7), the TDF8591TH can be damaged, irrespective of an activated OVP. See Section 12.6 "Pumping effects" for more information about the use of the OVP.

An additional UBP circuit compares the positive analog ( $\mathrm{V}_{\mathrm{DDA}}$ ) and the negative analog ( $\mathrm{V}_{\text {SSA }}$ ) supply voltages and is triggered if the voltage difference between them exceeds the unbalance threshold level, which is expressed as follows:
$V_{t h(u n b)} \approx 0.15 \times\left(V_{D D A}-V_{S S A}\right) \mathrm{V}$
When the supply voltage difference $\mathrm{V}_{\text {DDA }}-\mathrm{V}_{\text {SSA }}$ exceeds $\mathrm{V}_{\text {th(unb) }}$, the TDF8591TH switches off and is restarted again after 100 ms .

Example: With a symmetrical supply of $\mathrm{V}_{\text {DDA }}=20 \mathrm{~V}$ and $\mathrm{V}_{\text {SSA }}=-20 \mathrm{~V}$, the unbalance protection circuit will be triggered if the unbalance exceeds approximately 6 V .

In Table 4 an overview is given of all protections and the effect on the output signal.
Table 4. Overview protections TDF8591TH

| Protection name | Complete shut down | Restart directly | Restart every $\mathbf{1 0 0} \mathbf{m s}$ | DIAG |
| :--- | :--- | :--- | :--- | :--- |
| TF | N | $\mathrm{Y} \underline{[1]}$ | N | N |
| OTP | Y | $\mathrm{Y} \underline{[2]}$ | $\mathrm{N} \underline{[2]}$ | N |
| OCP | $\mathrm{N} \underline{[3]}$ | $\mathrm{Y} \underline{[3]}$ | $\mathrm{N} \underline{[3]}$ | Y |
| WP | $\mathrm{Y} \underline{[4]}$ | Y | N | Y |
| UVP | Y | N | Y | N |
| OVP | Y | Y | N | N |
| UBP | Y | N | Y | N |

[1] Amplifier gain will depend on junction temperature and heat sink size.
[2] Thermal foldback will influence restart timing depending on heat sink size.
[3] Only complete shut down of amplifier in case of a short-circuit. In all other cases current limiting resulting in clipping output signal
[4] Fault condition detected during (every) transition between standby-to-mute and during restart after activation of OCP (short-circuit to one of the supply lines).

### 6.5 Diagnostic output

Pin DIAG is pulled LOW when the OCP is triggered. With a continuous short-circuited load a switching pattern in the voltage on pin DIAG is observed (see Figure 6). A permanent LOW on pin DIAG indicates a short-circuit to the supply lines whereas a short-circuited load causes a switching DIAG pin (see Section 6.4.3).

The pin DIAG reference voltage is $\mathrm{V}_{\text {SSA }}$. Pin DIAG should not be connected to an external pull-up. An example of a circuit to read out and level shift the diagnostic data is given in Figure 7. V5V represents a logic supply that is used in the application by the microprocessor that reads out the DIAG data.


Fig 7. DIAG readout circuit with level shift

### 6.6 Differential inputs

For a high Common Mode Rejection Ratio (CMRR) and a maximum of flexibility in the application, the audio inputs are fully differential. By connecting the inputs anti-parallel the phase of one of the channels can be inverted, so that a load can be connected between the two output filters. In this case the system operates as a mono BTL amplifier.

The input configuration for a mono BTL application is illustrated in Figure 8.
In the stereo SE configuration it is also recommended to connect the two differential inputs in anti-phase. This has advantages for the current handling of the supply voltage at low signal frequencies (supply pumping).

Input resistors are referred to SGND
a. Internal circuitry

b. External connections
Fig 8. Input configuration for mono BTL application

## 7. Limiting values

Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | supply voltage | $V_{D D P 1}$ and $V_{D D A 1}$ referred to SGND1; $V_{D D P 2}$ and $V_{\text {DDA2 }}$ referred to SGND2 |  | -0.3 | +34 | V |
| $\mathrm{V}_{S S}$ | negative supply voltage | $V_{S S P 1}$ and $V_{S S A 1}$ referred to SGND1; V ${ }_{\text {SSP2 }}$ and $\mathrm{V}_{\text {SSA } 2}$ referred to SGND2 |  | -34 | +0.3 | V |
| $V_{P}$ | supply voltage |  |  | -0.3 | +66 | V |
| losm | non-repetitive peak output current |  |  | - | 12 | A |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Tamb | ambient temperature |  |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {Boot1 }}$ | voltage on pin BOOT1 | referred to OUT1 | [1] | 0 | 14 | V |
| $\mathrm{V}_{\text {Bоот2 }}$ | voltage on pin BOOT2 | referred to OUT2 | [1] | 0 | 14 | V |
| $\mathrm{V}_{\text {STABI }}$ | voltage on pin STABI | referred to $\mathrm{V}_{\text {SSD }}$ | [2] | - | 14 | V |
| TDF8591TH_1 |  |  | © NXP B.V. 2008. All right reserved. |  |  |  |

Table 5. Limiting values ...continued
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{\text {MODE }}$ | voltage on pin MODE | referred to SGND2 | 0 | 8 | V |  |
| $V_{\text {OSC }}$ | voltage on pin OSC | referred to $V_{\text {SSD }}$ | 0 | 40 | V |  |
| $\mathrm{~V}_{\text {IN1M }}$ | voltage on pin IN1M | referred to SGND1 | -5 | +5 | V |  |
| $\mathrm{~V}_{\text {IN1P }}$ | voltage on pin IN1P | referred to SGND1 | -5 | +5 | V |  |
| $\mathrm{~V}_{\text {IN2M }}$ | voltage on pin IN2M | referred to SGND2 | -5 | +5 | V |  |
| $\mathrm{~V}_{\text {IN2P }}$ | voltage on pin IN2P | referred to SGND2 | -5 | +5 | V |  |
| $\mathrm{~V}_{\text {DIAG }}$ | voltage on pin DIAG | referred to $\mathrm{V}_{\text {SSD }}$ | [3] | 0 | 9 | V |
| $\mathrm{~V}_{\text {O }}$ | output voltage |  | $\mathrm{V}_{\text {SSP }}-0.3$ | $\mathrm{~V}_{\text {DDP }}+0.3$ | V |  |

[1] Pin BOOT should not be loaded by any other means than the boot capacitor. A short-circuit between pin BOOT and $\mathrm{V}_{\text {SS }}$ will damage the device.
[2] Pin STABI should not be loaded by an external circuit. A short-circuit between pin STABI and a voltage source or $\mathrm{V}_{\text {SS }}$ will damage the device
[3] Pin DIAG should not be connected to a voltage source or to a pull-up resistor. An example of a circuit that can be used to read out diagnostic data is given in Figure 7.

## 8. Thermal characteristics

Table 6. Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{th}(j-\mathrm{c})}$ | thermal resistance from junction to case |  | 1 | K/W |
| $\mathrm{R}_{\mathrm{th}(j-\mathrm{a})}$ | thermal resistance from junction to ambient | In free air | 35 | K/W |

## 9. Static characteristics

Table 7. Static characteristics
$V_{P}= \pm 27 \mathrm{~V} ; f_{\text {osc }}=310 \mathrm{kHz} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; T_{j}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{P}$ | supply voltage |  | [1] $\pm 14$ | $\pm 27$ | $\pm 29$ | V |
| $\mathrm{I}_{\text {(tot) }}$ | total quiescent current | no load, no filter, no snubber network connected | - | 50 | 65 | mA |
| $1_{\text {stb }}$ | standby current | $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 150 | 500 | $\mu \mathrm{A}$ |
| Mode select input; pin MODE (reference to SGND2) |  |  |  |  |  |  |
| $I_{\text {mode }}$ | current on pin MODE | $\mathrm{V}_{\text {MODE }}=5.5 \mathrm{~V}$ | - | 100 | 300 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {MODE }}$ | voltage on pin MODE | Standby mode | [2][3] 0 | - | 0.8 | V |
|  |  | Mute mode | [2][3] 2.2 | - | 2.8 | V |
|  |  | Operating mode | [2][3] 4.2 | - | 6 | V |
| Diagnostic output; pin DIAG (reference to $\mathrm{V}_{\text {SSD }}$ ) |  |  |  |  |  |  |
| V OL | LOW-level output voltage | activated OCP or WP | [4] | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | no activated OCP or WP | [4] | 8.4 | 9 | V |
| Audio inputs; pins IN1M, IN1P (reference to SGND1), IN2P and IN2M (reference to SGND2) |  |  |  |  |  |  |
| $V_{1}$ | input voltage |  | [2] - | 0 | - | V |
| TDF559TH_1 |  |  |  |  | © NXP B.V. 2008. All right reserved |  |

Table 7. Static characteristics ...continued
$V_{P}= \pm 27 \mathrm{~V}$; $f_{\text {osc }}=310 \mathrm{kHz} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; T_{j}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Amplifier outputs; pins OUT1 and OUT2 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {O(offset) }}$ | output offset voltage | SE; mute | - | - | 20 | mV |
|  |  | SE; operating | [5] - | - | 170 | mV |
|  |  | BTL; mute | - | - | 30 | mV |
|  |  | BTL; operating | [5] - | - | 240 | mV |
| Stabilizer output; pin STABI (reference to $\mathrm{V}_{\text {SSP1 }}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{0}$ | output voltage | mute and operating; with respect to $\mathrm{V}_{\mathrm{SSD}}$ | 11 | 12.5 | 14 | V |
| Temperature protection |  |  |  |  |  |  |
| $\mathrm{T}_{\text {prot }}$ | protection temperature |  | - | 160 | 180 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{Tact}_{\text {acth_fold }}$ | thermal foldback activation temperature | closed loop SE voltage gain reduced with 6 dB | [6] 145 | 150 | - | ${ }^{\circ} \mathrm{C}$ |

[1] The circuit is $D C$ adjusted at $\mathrm{V}_{\mathrm{P}}= \pm 12.5 \mathrm{~V}$ to $\pm 30 \mathrm{~V}$.
[2] Refers to usage in a symmetrical supply application (see Section 12.7). In an asymmetrical supply application the SGND voltage should be defined by an external circuit.
[3] The transition between Standby and Mute mode contains hysteresis, while the slope of the transition between Mute and Operating mode is determined by the time constant on pin MODE (see Figure 9).
[4] Pin DIAG should not be connected to an external pull-up
[5] DC output offset voltage is applied to the output during the transition between Mute and Operating mode in a gradual way. The $\mathrm{dV}_{\mathrm{O} \text { (offset) }} / \mathrm{dt}$ caused by any DC output offset is determined by the time constant on pin MODE.
[6] At a junction temperature of approximately $\mathrm{T}_{\text {act(th_fold) }}-5^{\circ} \mathrm{C}$ the gain reduction will commence and at a junction temperature of approximately $\mathrm{T}_{\text {act(th_fold) }}+5^{\circ} \mathrm{C}$ the amplifier mutes.


Fig 9. Behavior of pin MODE

## 10. Dynamic characteristics

### 10.1 Dynamic characteristics (SE)

Table 8. Dynamic characteristics (SE)
$V_{P}= \pm 27 \mathrm{~V} ; R_{L}=4 \Omega ; f_{i}=1 \mathrm{kHz} ; f_{\text {osc }}=310 \mathrm{kHz} ; R_{S(L)}<0.1 \Omega \underline{[1]} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; T_{j}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; unless otherwise specified. See Section 12.7 for the SE application schematics. The 2nd-order demodulation filter coil is referred to as $L$ and the capacitor as $C$.

[1] $\quad R_{S(L)}$ is the series resistance of inductor of low-pass LC filter in the application.
[2] Output power is measured indirectly; based on $R_{D S o n}$ measurement (see Section 12.2).
[3] THD is measured in a bandwidth of 22 Hz to 20 kHz , AES brick wall. Maximum limit is guaranteed but may not be $100 \%$ tested.
[4] $\quad \mathrm{V}_{\text {ripple }}=\mathrm{V}_{\text {ripple }(\max )}=2 \mathrm{~V}$ (peak-to-peak value); source resistance $\mathrm{R}_{\mathrm{S}}=0 \Omega$.
[5] $B=22 \mathrm{~Hz}$ to 20 kHz , AES brick wall (see Section 12.4).
[6] $\mathrm{B}=22 \mathrm{~Hz}$ to 20 kHz , AES brick wall, independent of $\mathrm{R}_{\mathrm{S}}$ (see Section 12.4).
[7] $\mathrm{V}_{\mathrm{i}(\mathrm{CM})}$ is the input common mode voltage.

### 10.2 Dynamic characteristics (BTL)

Table 9. Dynamic characteristics (BTL)
$V_{P}= \pm 27 \mathrm{~V} ; R_{L}=8 \Omega ; f_{i}=1 \mathrm{kHz} ; f_{o s c}=310 \mathrm{kHz} ; R_{S(L)}<0.1 \Omega \underline{[1]} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; T_{j}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; unless otherwise specified. See Section 12.7 for the BTL application schematics. The 2nd order demodulation filter coil is referred to as $L$ and the capacitor as $C$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Po | output power | $\begin{aligned} & \mathrm{L}=10 \mu \mathrm{H}, \mathrm{C}=1 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{j}}=85^{\circ} \mathrm{C} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \\ & \mathrm{V}_{\mathrm{P}}= \pm 18 \mathrm{~V} ; \mathrm{THD}=0.5 \% \end{aligned}$ | [2] | - | 110 | - | W |
|  |  | $\begin{aligned} & \mathrm{L}=10 \mu \mathrm{H} ; \mathrm{C}=1 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{j}}=85^{\circ} \mathrm{C} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \\ & \mathrm{V}_{\mathrm{P}}= \pm 18 \mathrm{~V} ; \mathrm{THD}=10 \% \end{aligned}$ | [2] | - | 139 | - | W |
|  |  | $\begin{aligned} & \mathrm{L}=22 \mu \mathrm{H} ; \mathrm{C}=680 \mathrm{nF} ; \mathrm{T}_{\mathrm{j}}=85^{\circ} \mathrm{C} ; \\ & \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{V}_{\mathrm{P}}= \pm 27 \mathrm{~V} ; \mathrm{THD}=0.5 \% \end{aligned}$ | [2] | - | 250 | - | W |
|  |  | $\begin{aligned} & \mathrm{L}=22 \mu \mathrm{H} ; \mathrm{C}=680 \mathrm{nF} ; \mathrm{T}_{\mathrm{j}}=85^{\circ} \mathrm{C} ; \\ & \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{V}_{\mathrm{P}}= \pm 27 \mathrm{~V} ; \mathrm{THD}=10 \% \end{aligned}$ | [2] | - | 310 | - | W |
| IOM | peak output current | current limiting, see Section 6.4.3 |  | 12 | - | - | A |
| THD | total harmonic distortion | $\mathrm{P}_{\mathrm{o}}=1 \mathrm{~W} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$ | [3] | - | 0.02 | 0.2 | \% |
|  |  | $\mathrm{P}_{\mathrm{o}}=1 \mathrm{~W} ; \mathrm{f}_{\mathrm{i}}=10 \mathrm{kHz}$ | [3] | - | 0.15 | - | \% |
| $\mathrm{G}_{\mathrm{v} \text { (cl) }}$ | closed-loop voltage gain |  |  | 31 | 32 | 33 | dB |
| SVRR | supply voltage ripple rejection | operating; $f_{\text {ripple }}=100 \mathrm{~Hz}$ | [4] | - | 68 | - | dB |
|  |  | operating; $f_{\text {ripple }}=1 \mathrm{kHz}$ | [4] | 50 | 68 | - | dB |
|  |  | mute; $f_{\text {ripple }}=1 \mathrm{kHz}$ | [4] | - | 68 | - | dB |
|  |  | standby; fripple $=100 \mathrm{~Hz}$ | [4] | - | 80 | - | dB |
| $\left\|Z_{i(\text { dif) }}\right\|$ | differential input impedance | measured between the input pins INxP and INxM |  | 22 | 34 | - | $k \Omega$ |
| $\mathrm{V}_{\mathrm{n}(0)}$ | noise output voltage | operating; $\mathrm{V}_{\mathrm{P}}= \pm 27 \mathrm{~V} ; \mathrm{R}_{\mathrm{S}}=0 \Omega$ | [5] | - | 240 | - | $\mu \mathrm{V}$ |
|  |  | operating; $\mathrm{V}_{\mathrm{P}}= \pm 18 \mathrm{~V} ; \mathrm{R}_{\mathrm{S}}=0 \Omega$ | [5] | - | 200 | - | $\mu \mathrm{V}$ |
|  |  | mute; $\mathrm{V}_{\mathrm{P}}= \pm 27 \mathrm{~V}$ | [6] | - | 180 | - | $\mu \mathrm{V}$ |
|  |  | mute; $\mathrm{V}_{\mathrm{P}}= \pm 18 \mathrm{~V}$ | [6] | - | 125 | - | $\mu \mathrm{V}$ |
| $\alpha_{\text {mute }}$ | mute attenuation | $\mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{V}_{\mathrm{i}}=1 \mathrm{~V}$ (RMS value) |  | - | 70 | - | dB |
| CMRR | common mode rejection ratio | $\mathrm{f}_{\mathrm{i}(\mathrm{CM})}=1 \mathrm{kHz} ; \mathrm{V}_{\mathrm{i}(\mathrm{CM})}=1 \mathrm{~V}$ (RMS value) |  | - | 75 | - | dB |

[1] $\quad R_{s(L)}$ is the series resistance of inductor of low-pass LC filter in the application.
[2] Output power is measured indirectly; based on $R_{D S o n}$ measurement (see Section 12.2).
[3] THD is measured in a bandwidth of 22 Hz to 20 kHz, AES brick wall. Maximum limit is guaranteed but may not be $100 \%$ tested.
[4] $\quad \mathrm{V}_{\text {ripple }}=\mathrm{V}_{\text {ripple }(\max )}=2 \mathrm{~V}$ (peak-to-peak value); $\mathrm{R}_{\mathrm{S}}=0 \Omega$.
[5] $\mathrm{B}=22 \mathrm{~Hz}$ to 20 kHz , AES brick wall (see Section 12.4).
[6] $B=22 \mathrm{~Hz}$ to 20 kHz, AES brick wall, independent on $\mathrm{R}_{\mathrm{S}}$ (see Section 12.4).

## 11. Switching characteristics

Table 10. Switching characteristics
$V_{D D}=27 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; $T_{j}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal oscillator |  |  |  |  |  |  |
|  | oscillator frequency | typical; $\left.\mathrm{Rext}_{\text {ext }} \mathrm{OSC}\right)=30.0 \mathrm{k} \Omega$ | 290 | 310 | 344 | kHz |
|  |  | maximum; $\mathrm{R}_{\text {ext(OSC) }}=15.4 \mathrm{k} \Omega$ | - | 560 | - | kHz |
|  |  | minimum; $\mathrm{R}_{\text {ext(OSC) }}=48.9 \mathrm{k} \Omega$ | - | 200 | - | kHz |
| External oscillator or frequency tracking |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{H}(\mathrm{OSC}) \mathrm{min}}$ | minimum HIGH-level voltage on pin OSC | referred to SGND | 4 | - | 6 | V |
| $\mathrm{V}_{\mathrm{L} \text { (OSC) }}$ max | maximum LOW-level voltage on pin OSC | referred to SGND | 0 | - | 1 | V |
| $\Delta f_{\text {track }}$ | tracking frequency range |  | 210 | - | 600 | kHz |
| Drain source on-state resistance of the output transistors |  |  |  |  |  |  |
| $\mathrm{R}_{\text {DSon(ls) }}$ | low-side drain-source on-state resistance | $\mathrm{T}_{\mathrm{j}}=85^{\circ} \mathrm{C} ; \mathrm{l}_{\text {DS }}=6 \mathrm{~A}$ | - | 185 | 205 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \mathrm{l}_{\mathrm{DS}}=6 \mathrm{~A}$ | - | 140 | 155 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DSon(hs) }}$ | high-side drain-source on-state resistance | $\mathrm{T}_{\mathrm{j}}=85^{\circ} \mathrm{C} ; \mathrm{l}_{\mathrm{DS}}=6 \mathrm{~A}$ | - | 220 | 245 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \mathrm{l}_{\mathrm{DS}}=6 \mathrm{~A}$ | - | 160 | 175 | $\mathrm{m} \Omega$ |

## 12. Application information

### 12.1 BTL application

When using the power amplifier in a mono BTL application the inputs of both channels must be connected in parallel and the phase of one of the inputs must be inverted (see Figure 8). The loudspeaker is connected between the outputs of the two single-ended demodulation filters.

### 12.2 Output power estimation

The achievable output powers in SE and BTL applications can be estimated using the following expressions:

SE: $P_{o(0.5 \%)}=\frac{\left(\frac{R_{L}}{R_{L}+R_{D \operatorname{Son}(h s)}+R_{s(L)}} \times V_{P} \times\left(1-t_{w(\text { min })} \times \frac{f_{o s c}}{2}\right)\right)^{2}}{2 \times R_{L}} \mathrm{~W}$
BTL: $P_{o(0.5 \%)}=\frac{\left(\frac{R_{L}}{R_{L}+\left(R_{D \operatorname{Son}(h s)}+R_{D \operatorname{Son}(l s)}\right)+2 R_{s(L)}} \times 2 V_{P} \times\left(1-t_{w(m i n)} \times \frac{f_{\text {osc }}}{2}\right)\right)^{2}}{2 \times R_{L}} \mathrm{~W}$

Peak output current, internally limited to 12 A:
SE: $I_{O M}=\frac{V_{P} \times\left(1-t_{w(\text { min })} \times \frac{f_{\text {osc }}}{2}\right)}{R_{L}+R_{D S o n(h s)}+R_{s(L)}} \mathrm{A}$

BTL: $I_{O M}=\frac{2 V_{P} \times\left(1-t_{w(\text { min })} \times \frac{f_{\text {osc }}}{2}\right)}{R_{L}+\left(R_{D \operatorname{Son}(h s)}+R_{D \operatorname{Son}(l s)}\right)+2 R_{s(L)}} \mathrm{A}$
Variables:
$R_{L}=$ load resistance
$R_{s(L)}=$ series resistance of the filter coil
$R_{\text {DSon(hs) }}=$ high side drain source on-state resistance (temperature dependent)
$R_{\text {DSon(ls) }}=$ low side drain source on-state resistance (temperature dependent)
$\mathrm{f}_{\text {osc }}=$ oscillator frequency
$\mathrm{t}_{\mathrm{w}(\mathrm{min})}=$ minimum pulse width (typical 150 ns , temperature dependent)
$\mathrm{V}_{\mathrm{P}}=$ single sided supply voltage [or $0.5\left(\mathrm{~V}_{\mathrm{DD}}+\left|\mathrm{V}_{\mathrm{SS}}\right|\right)$ ]
$\mathrm{P}_{\mathrm{o}(0.5 \%)}=$ output power at the onset of clipping
IOM should be below 12 A (see Section 6.4.3). $\mathrm{I}_{\mathrm{OM}}$ is the sum of the current through the load and the ripple current. The value of the ripple current is dependent on the coil inductance and voltage drop over the coil.

### 12.3 External clock

If two or more class-D amplifiers are used it is recommended that all devices run at the same switching frequency. This can be realized by connecting all OSC pins together and feed them from an external oscillator.

The internal oscillator requires an external $\mathrm{R}_{\text {ext(OSC) }}$ and $\mathrm{C}_{\text {ext(OSC) }}$ between pins OSC and $V_{\text {SSA }}$. For application of an external oscillator it is necessary to force OSC to a DC level above SGND. The internal oscillator is disabled and the PWM modulator will switch with the external frequency. The duty cycle of the external clock should be between $47.5 \%$ and $52.5 \%$.

The noise contribution of the internal oscillator is supply voltage dependent. In low noise applications running at high supply voltage an external low noise oscillator is recommended.

### 12.4 Noise

Noise should be measured using a high-order low-pass filter with a cut-off frequency of 20 kHz . The standard audio band pass filters used in audio analyzers do not suppress the residue of the carrier frequency sufficiently to ensure a reliable measurement of the audible noise. Noise measurements should preferably be carried out using AES 17 (Brick Wall) filters or the Audio Precision AUX 0025 filter, which was designed especially for measuring switching (class-D) amplifiers.

### 12.5 Heat sink requirements

In some applications it may be necessary to connect an external heat sink to the TDF8591TH. The thermal foldback activates on $T_{j}=140^{\circ} \mathrm{C}$. The expression below shows the relationship between the maximum power dissipation before activation of the thermal foldback and the total thermal resistance from junction to ambient:

$$
R_{t h(j-a)}=\frac{T_{j}-T_{a m b}}{P} \Omega
$$

The power dissipation (P) is determined by the efficiency $(\eta)$ of the TDF8591TH. The efficiency measured as a function of output power is given in Figure 30 and 31. The power dissipation can be derived as function of output power (see Figure 32 and 33).

Example of a heatsink calculation for the $4 \Omega \mathrm{BTL}$ application with $\pm 18 \mathrm{~V}$ supply:

- An audio signal with a crest factor of 10 (the ratio between peak power and average power is 10 dB ), this means that the average output power is $1 / 10$ of the peak power
- The peak RMS output power level is 110 W ( 0.5 \% THD level)
- The average power is $0.1 \times 110 \mathrm{~W}=11 \mathrm{~W}$
- The dissipated power at an output power of 11 W is approximately 5 W
- The total $R_{\text {th }(j-a)}=(140-85) / 5=11 \mathrm{~K} / \mathrm{W}$, if the maximum expected $\mathrm{T}_{\mathrm{amb}}=85^{\circ} \mathrm{C}$
- The total thermal resistance $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}=\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{c})}+\mathrm{R}_{\mathrm{th}(\mathrm{c}-\mathrm{h})}+\mathrm{R}_{\mathrm{th}(\mathrm{h}-\mathrm{a})}$
- $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{c})}=1 \mathrm{~K} / \mathrm{W}, \mathrm{R}_{\mathrm{th}(\mathrm{c}-\mathrm{h})}=0.5 \mathrm{~K} / \mathrm{W}$ to $1 \mathrm{~K} / \mathrm{W}$ (dependent on mounting), so $\mathrm{R}_{\mathrm{th}(\mathrm{h}-\mathrm{a})}$ would then be: $11-(1+1)=9 \mathrm{~K} / \mathrm{W}$


### 12.6 Pumping effects

When the TDF8591TH is used in a SE configuration, a so-called pumping effect can occur. During one switching interval, energy is taken from one supply (e.g. $\mathrm{V}_{\text {DDA1 }}$ ), while a part of that energy is delivered back to the other supply line (e.g. $\mathrm{V}_{\mathrm{SSA} 1}$ ) and visa versa. When the voltage supply source cannot sink energy, the voltage across the output capacitors of that voltage supply source will increase: the supply voltage is pumped to higher levels. The voltage increase caused by the pumping effect depends on:

- Speaker impedance
- Supply voltage
- Audio signal frequency
- Value of decoupling capacitors on supply lines
- Source and sink currents of other channels

The pumping effect should not cause a malfunction of either the audio amplifier and/or the voltage supply source. For instance, this malfunction can be caused by triggering of the UVP, OVP or UBP of the amplifier. Best remedy for pumping effects is to use the TDF8591TH in a mono full-bridge application. In case of dual half-bridge application adapt the supply voltage (e.g. increase supply decoupling capacitors).

### 12.7 Application schematics

For SE application (see Figure 10):

- A solid ground plane around the TDF8591TH is necessary to prevent emission
- 100 nF Surface Mounted Device (SMD) capacitors must be placed as close as possible to the supply voltage pins of the TDF8591TH
- The heatsink of the HSOP24 package of the TDF8591TH is connected to pin $\mathrm{V}_{\text {SSD }}$
- The external heatsink must be connected to the ground plane
- Use a thermal conductive, electrically isolating Sil-Pad between the backside of the TDF8591TH and the external heatsink

For BTL application (see Figure 11):

- A solid ground plane around the TDF8591TH is necessary to prevent emission
- 100 nF SMD capacitors must be placed as close as possible to the supply voltage pins of the TDF8591TH
- The heatsink of the HSOP24 package of the TDF8591TH is connected to pin $\mathrm{V}_{\text {SSD }}$
- The external heatsink must be connected to the ground plane
- Use a thermal conductive, electrically isolating Sil-Pad between the backside of the TDF8591TH and the external heatsink
- The differential inputs enable the best system level audio performance with unbalanced signal sources. In case of hum due to floating inputs connect the shielding or source ground to the amplifier ground
- Minimum total required capacity per supply voltage line is $3300 \mu \mathrm{~F}$

Fig 10. SE application schematic



IN1恧

$$
\begin{array}{ccc}
m & m \\
\mathrm{FB} \mathrm{GND} \rightarrow \\
\hline
\end{array}
$$



### 12.8 Application graphs



Fig 12. Total harmonic distortion as a function of output power, SE application


Fig 13. Total harmonic distortion as a function of output power, BTL application


Fig 14. Total harmonic distortion as a function of frequency, SE application with $2 \Omega$ load

$P_{0}=1 \mathrm{~W} ; \mathrm{C}=680 \mathrm{nF} ; \mathrm{L}=22 \mu \mathrm{H}$.
(1) $\mathrm{V}_{\mathrm{P}}= \pm 14 \mathrm{~V}$.
(2) $V_{P}= \pm 18 \mathrm{~V}$.
(3) $V_{P}= \pm 27 \mathrm{~V}$.
(4) $V_{P}= \pm 29 \mathrm{~V}$.

Fig 15. Total harmonic distortion as a function of frequency, SE application with $4 \Omega$ load

$P_{0}=1 \mathrm{~W} ; \mathrm{C}=680 \mathrm{nF} ; \mathrm{L}=22 \mu \mathrm{H}$.
(1) $\mathrm{V}_{\mathrm{P}}= \pm 14 \mathrm{~V}$.
(2) $\mathrm{V}_{\mathrm{P}}= \pm 29 \mathrm{~V}$.
(3) $\mathrm{V}_{\mathrm{P}}= \pm 18 \mathrm{~V}$.
(4) $\mathrm{V}_{\mathrm{P}}= \pm 27 \mathrm{~V}$.

Fig 16. Total harmonic distortion as a function of frequency, SE application with $8 \Omega$ load


Fig 17. Total harmonic distortion as a function of frequency, BTL application with $2 \Omega$ load

$P_{o}=1 \mathrm{~W} ; \mathrm{C}=680 \mathrm{nF} ; \mathrm{L}=22 \mu \mathrm{H}$.
(1) $V_{P}= \pm 14 \mathrm{~V}$.
(2) $\mathrm{V}_{\mathrm{P}}= \pm 18 \mathrm{~V}$.
(3) $V_{P}= \pm 27 \mathrm{~V}$.
(4) $V_{P}= \pm 29 \mathrm{~V}$.

Fig 18. Total harmonic distortion as a function of frequency, BTL application with $4 \Omega$ load

$\mathrm{P}_{\mathrm{o}}=1 \mathrm{~W} ; \mathrm{C}=680 \mathrm{nF} ; \mathrm{L}=22 \mu \mathrm{H}$.
(1) $\mathrm{V}_{\mathrm{P}}= \pm 14 \mathrm{~V}$.
(2) $\mathrm{V}_{\mathrm{P}}= \pm 18 \mathrm{~V}$.
(3) $\mathrm{V}_{\mathrm{P}}= \pm 27 \mathrm{~V}$.
(4) $\mathrm{V}_{\mathrm{P}}= \pm 29 \mathrm{~V}$.

Fig 19. Total harmonic distortion as a function of frequency, BTL application with $8 \Omega$ load


Fig 20. Channel separation as a function of frequency, SE application

(1) $V_{P}= \pm 29 \mathrm{~V}$.
(2) $V_{P}= \pm 27 \mathrm{~V}$.
(3) $V_{P}= \pm 14 \mathrm{~V}$.
a. Channel 1

(1) $V_{P}= \pm 14 \mathrm{~V}$.
(2) $V_{P}= \pm 29 \mathrm{~V}$.
(3) $V_{P}= \pm 27 \mathrm{~V}$
b. Channel 2.

Fig 21. Common mode rejection ratio as a function of frequency, SE application

(1) $V_{P}= \pm 14 \mathrm{~V}$.
(2) $\mathrm{V}_{\mathrm{P}}= \pm 27 \mathrm{~V}$ and $\pm 29 \mathrm{~V}$.

Fig 22. Common mode rejection ratio as a function of frequency; BTL application


