imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Data Sheet, V 1.3, September 2007

TDK5101F 315 MHz ASK/FSK Transmitter in 10-pin Package

Wireless Control Components



Never stop thinking.

Edition 2007-09-19 Published by Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany © Infineon Technologies AG 2007-09-19. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or the Infineon Technologies Companies and our Infineon Technologies Representatives worldwide (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TDK5101F 315 MHz ASK/FSK Transmitter in 10-pin Package

Wireless Control Components



Never stop thinking.

TDK5101F

| Revision History: Previous Version: | | 2007-09-19 | V 1.3 |
|--|-----------|---|----------|
| | | V1.2 as of August 2006 | |
| Page Subjects (th | | ere are only minor changes since last version) | |
| 33, 36 | Added Min | /Maxvalues of output power and supply current | |
| 32, 34, 36 Added valu range | | es of frequency range and for possible enhance of f | requency |
| | | | |
| | | | |
| | | | |

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

sensors@infineon.com

| |
|------|
| |
| |



Table of Contents

Page

| 1 1.1 1.2 1.3 | Product Description 6 Overview 6 Features 6 Application 6 | 6 6 |
|--|--|------------------|
| 2 2.1 2.2 2.3 2.4 2.4.1 2.4.2 2.4.3 2.4.4 2.4.4 2.4.4.1 2.4.4.2 2.4.4.3 2.4.4.4 2.4.5 | Functional Description7Pin Configuration7Pin Definition and Functions7Functional Block Diagram12Functional Block Description13PLL Synthesizer13Crystal Oscillator13Power Amplifier13Power Modes14Power Down Mode14PLL Enable Mode14Transmit Mode15Power mode control15Recommended Timing Diagrams for ASK- and FSK-Modulation17 | 772333344455 |
| 3 3.1 3.2 3.3 3.4 3.5 3.6 3.7 | Applications1950 Ohm-Output Testboard Schematic1950 Ohm-Output Testboard Layout20Bill of Material (50 Ohm-Output Testboard)21Stripline-Antenna Testboard Schematic22Stripline-Antenna Testboard Layout23Bill of Material (Stripline-Antenna Testboard)23Bill of Material (Stripline-Antenna Testboard)24Bill of Material (Stripline-Antenna Testboard)24Bill of Material (Stripline-Antenna Testboard)24Bill of Material (Stripline-Antenna Testboard)25 | 9 0 1 2 |
| 3.8 3.9 3.10 | Application Hints on the Crystal Oscillator 26 Design Hints on the Clock Output (CLKOUT) 28 Application Hints on the Power-Amplifier 29 | В |
| 4 4.1 4.1.1 4.2 4.3 4.3.1 4.3.2 5 | Reference 31 Electrical Data 31 Absolute Maximum Ratings 31 Operating Ratings 32 AC/DC Characteristics 32 AC/DC Characteristics 32 AC/DC Characteristics at 3V, 25°C 32 AC/DC Characteristics at 2.1V 40°C Package Outlines 37 | 1 2 2 4 |
| | • | |



TDK5101F

Product Description

1 Product Description

1.1 Overview

The TDK 5101 F is a single chip ASK/FSK transmitter for operation in the frequency band 311-317 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additional features are a power down mode and a divided clock output.

1.2 Features

- fully integrated frequency synthesizer
- VCO without external components
- ASK and FSK modulation
- frequency range 311-317 MHz
- high efficiency power amplifier (typically 5 dBm)
- · low supply current
- voltage supply range 2.1 ... 4 V
- temperature range –40 ... +125°C
- power down mode
- crystal oscillator 9.84 MHz
- FSK-switch
- divided clock output for µC
- low external component count

1.3 Application

- Tire pressure monitoring systems
- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems



2 Functional Description

2.1 Pin Configuration




Figure 1 IC Pin Configuration

2.2 Pin Definition and Functions

Table 1 Pin Definition and Function - Overview

| Pin No. | Symbol | Function | |
|------------|--------|--------------------------------------|--|
| 1 | CLKOUT | Clock Driver Output (615.2 kHz) | |
| 2 | VS | Voltage Supply | |
| 3 | GND | Ground | |
| 4 | FSKOUT | Frequency Shift Keying Switch Output | |
| 5 | COSC | Crystal Oscillator Input (9.84 MHz) | |
| 6 | ASKDTA | Amplitude Shift Keying Data Input | |
| 7 | FSKDTA | Frequency Shift Keying Data Input | |
| 8 | PAGND | Power Amplifier Ground | |
| 9 | PAOUT | Power Amplifier Output (315 MHz) | |
| 10 | PDWN | Power Down Mode Control | |



| Pin No. | Symbol | Interface Schematic | Function |
|------------|--------|---------------------|--|
| 1 | CLKOUT | | Clock output to supply an external device. An external pull-up resistor has to be added in accordance to the driving requirements of the external device. The clock frequency is 615.2 kHz. |
| 2 | VS | | This pin is the positive supply of the transmitter electronics. An RF bypass capacitor should be connected directly to this pin and returned to GND (pin 3) as short as possible. |
| 3 | GND | | General ground connection. |
| 4 | FSKOUT | | This pin is connected to a switch to GND (pin 3). |
| | | | The switch is closed when the signal at FSKDTA (pin 7) is in a logic low state. |
| | | | The switch is open when the signal at FSKDTA (pin 7) is in a logic high state. |
| | | | FSKOUT can switch an additional capacitor to the reference crystal network to pull the crystal frequency by an amount resulting in the desired FSK frequency shift of the transmitter output frequency. |

Table 2 Pin Definition and Function¹⁾



TDK5101F

Functional Description

| Pin No. | Symbol | Interface Schematic | Function |
|------------|--------|---------------------------------------|--|
| 5 | COSC | V _S 0 kΩ 100 μA 5 | This pin is connected to the reference oscillator circuit. The reference oscillator is working as a negative impedance converter. It presents a negative resistance in series to an inductance at the COSC pin. |
| 6 | ASKDTA | С | Digital amplitude modulation can be imparted to the Power Amplifier through this pin. A logic high (ASKDTA > 1.5 V or open) enables the Power Amplifier. A logic low (ASKDTA < 0.5 V) disables the Power Amplifier |





| Pin No. | Symbol | Interface Schematic | Function |
|------------|--------|--------------------------|---|
| 7 | FSKDTA | 7 γ 90 kΩ 30 μA | Digital frequency modulation can be imparted to the Xtal Oscillator by this pin. The VCO-frequency varies in accordance to the frequency of the reference oscillator. A logic high (FSKDTA > 1.5V or open) sets the FSK switch to a high impedance state. A logic low (FSKDTA < 0.5 V) closes the FSK switch from FSKOUT (pin 4) to GND (pin 3). A capacitor can be switched to the reference crystal network this way. The Xtal Oscillator frequency will be shifted giving the designed FSK frequency deviation. |



TDK5101F


Functional Description

| Pin No. | Symbol | Interface Schematic | Function |
|------------|--------|--|--|
| 8 | PAGND | 9 | Ground connection of the power amplifier. The RF ground return path of the power amplifier output PAOUT (pin 9) has to be concentrated to this pin. |
| 9 | PAOUT | | RF output pin of the transmitter. A DC path to the positive supply VS has to be supplied by the antenna matching network. |
| 10 | PDWN | Ů ^V s ♀ | Disable pin for the complete transmitter circuit. |
| | | $\begin{array}{c} & & \\$ | A logic low (PDWN < 0.7 V) turns off all transmitter functions. |
| | | 10 "ON" [150 kΩ | A logic high (PDWN > 1.5 V) gives access to all transmitter functions. |
| | | | PDWN input will be pulled up by 40 µA internally by either setting FSKDTA or ASKDTA to a logic high-state. |

1) Indicated voltages and currents apply for PLL Enable Mode and Transmit Mode. In Power Down Mode, the values are zero or high-ohmic.



Functional Block Diagram



Data Sheet



2.4 Functional Block Description

2.4.1 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a Voltage Controlled Oscillator (VCO), an asynchronous divider chain, a phase detector, a charge pump and a loop filter. It is fully implemented on chip. The tuning circuit of the VCO consisting of spiral inductors and varactor diodes is on chip, too. Therefore no additional external components are necessary. The nominal center frequency of the VCO is 630 MHz. The oscillator signal is fed both, to the synthesizer divider chain and to the power amplifier. The overall division ratio of the asynchronous divider chain is 64. The phase detector is a Type IV PD with charge pump. The passive loop filter is realized on chip.

2.4.2 Crystal Oscillator

The crystal oscillator operates at 9.84 MHz.

The crystal frequency is divided by 16. The resulting 615.2 kHz are available at the clock output CLKOUT (pin1) to drive the clock input of a micro controller.

To achieve FSK transmission, the oscillator frequency can be detuned by a fixed amount by switching an external capacitor via FSKOUT (pin 4).

The condition of the switch is controlled by the signal at FSKDTA (pin 7).

Table 3 FSKDTA - FSK Switch

| FSKDTA (pin7) | FSK Switch |
|---|------------|
| Low ¹⁾ | CLOSED |
| Open ²⁾ , High ³⁾ | OPEN |

1) Low: Voltage at pin < 0.5V

2) Open: Pin open

3) High: Voltage at pin > 1.5V

2.4.3 Power Amplifier

The VCO frequency is divided by 2 and fed to the Power Amplifier.

The Power Amplifier can be switched on and off by the signal at ASKDTA (pin 6).



Table 4ASKDTA - Power Amplifier

| ASKDTA (pin6) | Power Amplifier | |
|---|-----------------|--|
| Low ¹⁾ | OFF | |
| Open ²⁾ , High ³⁾ | ON | |

| 1) Low: | Voltage at pin < 0.5V |
|----------|-----------------------|
| 2) Open: | Pin open |
| 3) High: | Voltage at pin > 1.5V |

The Power Amplifier has an Open Collector output at PAOUT (pin 9) and requires an external pull-up coil to provide bias. The coil is part of the tuning and matching LC circuitry to get best performance with the external loop antenna. To achieve the best power amplifier efficiency, the high frequency voltage swing at PAOUT (pin 9) should be twice the supply voltage.

The power amplifier has its own ground pin PAGND (pin 8) in order to reduce the amount of coupling to the other circuits.

2.4.4 Power Modes

The IC provides three power modes, the POWER DOWN MODE, the PLL ENABLE MODE and the TRANSMIT MODE.

2.4.4.1 Power Down Mode

In the POWER DOWN MODE the complete chip is switched off.

The current consumption is typically 0.3 nA at 3 V 25°C.

This current doubles every 8°C. The values for higher temperatures are typically 14 nA at 85°C and typically 600 nA at 125°C.

2.4.4.2 PLL Enable Mode

In the PLL ENABLE MODE the PLL is switched on but the power amplifier is turned off to avoid undesired power radiation during the time the PLL needs to settle. The turn on time of the PLL is determined mainly by the turn on time of the crystal oscillator and is less than 1 msec when the specified crystal is used.

The current consumption is typically 3.5 mA.



2.4.4.3 Transmit Mode

In the TRANSMIT MODE the PLL is switched on and the power amplifier is turned on too.

The current consumption of the IC is typically 7 mA when using a proper transforming network at PAOUT, see **Figure 8**.

2.4.4.4 Power mode control

The bias circuitry is powered up via a voltage V > 1.5 V at the pin PDWN (pin10). When the bias circuitry is powered up, the pins ASKDTA and FSKDTA are pulled up

when the bias circuitry is powered up, the pins ASKDTA and FSKDTA are pulled up internally.

Forcing the voltage at the pins low overrides the internally set state.

Alternatively, if the voltage at ASKDTA or FSKDTA is forced high externally, the PDWN pin is pulled up internally via a current source. In this case, it is not necessary to connect the PDWN pin, it is recommended to leave it open.

The principle schematic of the power mode control circuitry is shown in Figure 3




Figure 3 Power mode control circuitry



| Table 5 Power Modes | | | | | |
|-----------------------|-----------------|------------|------------|--|--|
| PDWN | FSKDTA | ASKDTA | MODE | | |
| Low ¹⁾ | Low, Open | Low, Open | POWER DOWN | | |
| Open ²⁾ | Low | Low | | | |
| High ³⁾ | Low, Open, High | Low | PLL ENABLE | | |
| Open | High | Low | | | |
| High | Low, Open, High | Open, High | TRANSMIT | | |
| Open | High | Open, High | | | |
| Open | Low, Open, High | High | | | |

Table 5 provides a listing of how to get into the different power modes

Table 5Power Modes

| 1) Low: | Voltage at pin < 0.7V (PDWN) | |
|----------|--|--|
| | Voltage at pin < 0.5V (FSKDTA, ASKDTA) | |
| 2) Open: | Pin open | |
| 3) High: | Voltage at pin > 1.5V | |

Other combinations of the control pins PDWN, FSKDTA and ASKDTA are not recommended.



2.4.5 Recommended Timing Diagrams for ASK- and FSK-Modulation

ASK Modulation using FSKDTA and ASKDTA, PDWN not connected




Figure 4 ASK Modulation

FSK Modulation using FSKDTA and ASKDTA, PDWN not connected.





Figure 5 FSK Modulation





Alternative ASK Modulation, FSKDTA not connected.

Figure 6 Alternative ASK Modulation

Alternative FSK Modulation




Figure 7 Alternative FSK Modulation



3 Applications

3.1 50 Ohm-Output Testboard Schematic





Figure 8 50 Ohm-output testboard schematic



3.2 50 Ohm-Output Testboard Layout






Figure 10 Bottom Side of TDK5101 F-Testboard with 50 Ohm-Output



3.3 Bill of Material (50 Ohm-Output Testboard)

| Reference | Value | Specification |
|-----------|----------------------|--|
| R1 | open | |
| R2 | open | |
| R3 | 4k7 | 0603, +/-5% |
| R4 | 12k | 0603, +/-5% |
| R5 | open | |
| R6 | 15k | 0603, +/-5% |
| R7 | open | |
| C1 | 15p | 0603, C0G, +/-0,1p |
| C2 | 6p8 | 0603, C0G, +/-1% |
| C3 | open | |
| C4 | open | |
| C5 | 100p | 0603, X7R, +/-10% |
| C6 | 15p | 0603, C0G, +/-1% |
| C7 | 22p | 0603, C0G, +/-1% |
| C8 | 330p | 0603, C0G, +/-5% |
| C9 | 3p9 | 0603, C0G, +/-0,1p |
| C10 | 47n | 0603, X7R, +/-10% |
| L1 | 82n | EPCOS SIMID 0603-C, +/-2% |
| L2 | 220n | EPCOS SIMID 0603-C, +/-2% |
| X1 | n.e. | |
| X2 | n.e. | |
| X3 | Pin | 1-polig, 2,54mm |
| X4 | Pin | 1-polig, 2,54mm |
| X5 | SMA-Connector | |
| Х6 | SMA-Connector | |
| X7 | n.e. | |
| JP1 | solder bridge | in position "XTAL" |
| JP2 | solder bridge | in position "FSK" |
| Q1 | 9843.75 kHz, CL=12pF | Tokyo Denpa TSS-3B 9843.75 kHz Spec.No. 1053-921 |
| IC1 | TDK5101F | |



3.4 Stripline-Antenna Testboard Schematic




Figure 11 Stripline-antenna testboard schematic



3.5 Stripline-Antenna Testboard Layout




Figure 12 Top Side of TDK5101 F-Testboard with Stripline-Antenna




Figure 13 Bottom Side of TDK5101 F-Testboard with Stripline-Antenna

Please note that this board layout may be used for both high- and low-power applications, see also the bill of materials on the subsequent pages.

In case of ASK operation the solder bridge JP2 has to be shortened in the "ASK"-position, in case of FSK modulation in the "FSK" position.

Solder bridge JP1between C1, C2 and C3) gives a choice of operating the board with the on-board crystal as reference ("XTAL" shortened, i.e. close to C1 and C2) or with an external clock generator (solder bridge shorts pads between C3 and C2).



3.6 Bill of Material (Stripline-Antenna Testboard) high power mode, FSK modulation

| Reference | Value | Specification |
|-----------|----------------------|---|
| R1 | open | |
| R2 | 0R | 0603, SMD-Jumper |
| R3 | 0R | 0603, SMD-Jumper |
| R4 | 82k | 0603, +/-5% |
| R5 | open | |
| R6 | open | |
| R7 | 100n | 0603, X7R, +/-10% |
| R8 | 18R | 0603, +/-1% |
| R9 | 15k | 0603, +/-5% |
| C1 | 15p | 0603, C0G, +/-1% |
| C2 | 6p8 | 0603, C0G, +/-0,1p |
| C3 | open | |
| C4 | open | |
| C5 | open | |
| C6 | 10n | 0603, X7R, +/-10% |
| C7 | 12p | 0603, C0G, +/-1% |
| C8 | open | |
| C9 | 10p | 0603, C0G, +/-1% |
| C10 | 47n | 0603, X7R, +/-10% |
| L1 | 82n | 0603, EPCOS SIMID, +/-2%, B82496C3820G |
| L2 | 0R | 0603, SMD-Jumper |
| X1 | n.e. | |
| X3 | n.e. | |
| X4 | n.e. | |
| S1 | push-button | STTSKHMPW, ALPS |
| JP1 | solder bridge | in position "XTAL" |
| JP2 | solder bridge | in position "FSK" |
| Q1 | 9843.75 kHz, CL=12pF | Tokyo Denpa TSS-3B 9843.75 kHz Spec.No.1053-921 |
| IC1 | TDK5101F | P-TSSOP-10 |
| IC2 | HCS360 | SO8 |
| BAT1 | battery holder | HU2031-1, Renata |
| | battery | CR2032, Renata |



3.7 Bill of Material (Stripline-Antenna Testboard) low power mode (for Japanese market), FSK modulation

| Reference | Value | Specification |
|-----------|----------------------|--|
| R1 | open | |
| R2 | 0R | 0603, SMD-Jumper |
| R3 | 0R | 0603, SMD-Jumper |
| R4 | 82k | 0603, +/-5% |
| R5 | open | |
| R6 | open | |
| R7 | 100n | 0603, X7R, +/-10% |
| R8 | 4k7 | 0603, +/-1% |
| R9 | 15k | 0603, +/-5% |
| C1 | 15p | 0603, C0G, +/-1% |
| C2 | 6p8 | 0603, C0G, +/-0,1p |
| C3 | open | |
| C4 | open | |
| C5 | open | |
| C6 | 10n | 0603, X7R, +/-10% |
| C7 | 330p | 0603, C0G, +/-10% |
| C8 | 18p | 0603, C0G, +/-1% |
| C9 | 10p | 0603, C0G, +/-1% |
| C10 | 47n | 0603, X7R, +/-10% |
| L1 | 0R | 0603, SMD-Jumper |
| L2 | 39n | 0603, EPCOS SIMID, +/-2%, B82496C3390G |
| X1 | n.e. | |
| X3 | n.e. | |
| X4 | n.e. | |
| S1 | push-button | STTSKHMPW, ALPS |
| JP1 | solder bridge | in position "XTAL" |
| JP2 | solder bridge | in position "FSK" |
| Q1 | 9843.75 kHz, CL=12pF | Tokyo Denpa TSS-3B 9843.75 kHz Spec.No. 1053-921 |
| IC1 | TDK5101F | P-TSSOP-10 |
| IC2 | HCS360 | SO8 |
| BAT1 | battery holder | HU2031-1, Renata |
| | battery | CR2032, Renata |