

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







### **INTEGRATED CIRCUITS**

# DATA SHEET



# **TEA6880H**Up-level Car radio Analog Signal Processor (CASP)

Product specification Supersedes data of 2000 May 08 2003 Feb 04





# **Up-level Car radio Analog Signal Processor (CASP)**

### **TEA6880H**

CONTE	NTS	11	I <sup>2</sup> C-BUS PROTOCOL
1	FEATURES	11.1 11.2	Read mode: 1st data byte Read mode: 2nd data byte
1.1	General	11.3	Subaddress byte for write
1.2	Stereo decoder and noise blanking	11.4	Write mode: subaddress 0H
1.3	Weak signal processing	11.5	Write mode: subaddress 1H
1.4	Audio pre-amplifier	11.6	Write mode: subaddress 2H
2	GENERAL DESCRIPTION	11.7	Write mode: subaddress 3H
3	ORDERING INFORMATION	11.8	Write mode: subaddress 4H
		11.9	Write mode: subaddress 5H
4	QUICK REFERENCE DATA	11.10	Write mode: subaddress 6H
5	BLOCK DIAGRAM	11.11	Write mode: subaddress 7H
6	PINNING	11.12	Write mode: subaddress 8H
7	FUNCTIONAL DESCRIPTION	11.13	Write mode: subaddress 9H
		11.14	Write mode: subaddress AH
7.1	Stereo decoder	11.15	Write mode: subaddress BH
7.2	FM noise blanker	11.16	Write mode: subaddress CH
7.3	AM noise blanker	12	INTERNAL CIRCUITRY
7.4	Multipath/fading detection and weak signal control	13	PACKAGE OUTLINE
7.5	Tone/volume control	14	SOLDERING
7.5.1	Source selector	14.1	Introduction to soldering surface mount
7.5.2	Loudness		packages
7.5.3	Volume 1	14.2	Reflow soldering
7.5.4	Treble	14.3	Wave soldering
7.5.5	Bass	14.4	Manual soldering
7.5.6	Volume 2	14.5	Suitability of surface mount IC packages for
7.5.7	RSA selector		wave and reflow soldering methods
7.5.8	Chime adder	15	DATA SHEET STATUS
8	LIMITING VALUES		
9	THERMAL CHARACTERISTICS	16	DEFINITIONS
	CHARACTERISTICS	17	DISCLAIMERS
10	OHANAO I ENIO I IOO	18	PURCHASE OF PHILIPS I2C COMPONENTS

# Up-level Car radio Analog Signal Processor (CASP)

**TEA6880H** 

### 1 FEATURES

### 1.1 General

- I<sup>2</sup>C-bus compatible
- Digital alignment/adjustment via I<sup>2</sup>C-bus:
  - FM noise blanker sensitivity
  - FM stereo noise canceller
  - FM High Cut Control (HCC)
  - FM stereo separation.
- FM audio processing hold for RDS updating; holds the detectors for the FM weak signal processing in their present state
- FM bandwidth limiting; limits the bandwidth of the FM audio signal with external capacitors
- AM stereo input; AM stereo audio can be fed in at the pins for the de-emphasis capacitors; this will provide 8 dB of gain to the AM audio.

### 1.2 Stereo decoder and noise blanking

- · FM stereo decoder
- · Accepts FM multiplex signal and AM audio at input
- · Pilot detector and pilot canceller
- De-emphasis selectable between 75 and 50 μs
- AM noise blanker: impulse noise detector and an audio hold.

### 1.3 Weak signal processing

 FM weak signal processing: six signal condition detectors, soft mute, stereo noise canceller (blend) and high cut control (roll-off).

### 1.4 Audio pre-amplifier

 Source selector for 6 sources: 2 stereo inputs external (A and B), 1 symmetrical stereo input (C), 1 symmetrical mono input (D), 1 internal stereo input (AM or FM) and 1 chime/diagnostic mono input



- Volume 1 control from +20 to -56 dB in 1 dB steps; programmable 20 dB loudness control included
- Volume 2 control from 0 to -56 dB in 1 dB steps, -56, -58.5, -62, -68 dB and mute
- Programmable loudness control with bass boost as well as bass and treble boost
- Treble control from -14 to +14 dB in 2 dB steps
- Bass control from –18 to +18 dB in 2 dB steps with selectable characteristic
- Analog Step Interpolation (ASI) minimizes pops by smoothing out the transitions in the audio signal when a switch is made
- Audio Blend Control (ABC) minimizes pops by automatically incrementing the volume and loudness controls through each step between their present settings and the new settings
- Rear Seat Audio (RSA) can select different sources for the front and rear speakers
- Chime input: can be sent to any audio output, at any volume level
- Chime adder circuit: chime input can also be summed with left front and/or right front audio, or be turned off

### **2 GENERAL DESCRIPTION**

The TEA6880H is a monolithic bipolar integrated circuit providing the stereo decoder function and ignition noise blanking facility combined with source selector and tone/volume control for AM/FM car radio applications. The device operates with a power supply voltage range from 7.8 to 9.2 V and a typical current consumption of 40 mA.

### 3 ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TEA6880H	QFP64	plastic quad flat package; 64 leads (lead length 1.95 mm); body $14 \times 20 \times 2.8$ mm	SOT319-2

# Up-level Car radio Analog Signal Processor (CASP)

TEA6880H


### 4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		7.8	8.5	9.2	٧
I <sub>CC</sub>	supply current		32	40	48	mA
Stereo decode	r path		•	•	•	•
S/N	signal-to-noise ratio		_	78	_	dB
THD	total harmonic distortion		_	0.1	_	%
$\alpha_{ t cs}$	channel separation		40	_	_	dB
V <sub>o(rms)</sub>	output voltage level at pins ROPO and LOPO (RMS value)	FM: 91% modulation; AM: 100% modulation; f <sub>mod</sub> = 400 Hz	840	950	1060	mV
Tone/volume c	ontrol					
V <sub>o(max)(rms)</sub>	maximum output voltage level at pins LF, LR, RF and RR (RMS value)	$V_{CC} = 8.5 \text{ V}; \text{THD} \le 0.1\%$	2000	_	_	mV
G <sub>v</sub>	voltage gain	1 dB steps	-112	_	+20	dB
G <sub>step(vol)</sub>	step resolution (volume)		_	1	_	dB
G <sub>bass</sub>	bass control		-18	_	+18	dB
G <sub>treble</sub>	treble control		-14	_	+14	dB
G <sub>step(treble, bass)</sub>	step resolution (bass and treble)		-	2	_	dB
(S+N)/N	signal-plus-noise to noise ratio	$V_o = 2.0 \text{ V}; G_v = 0 \text{ dB};$ unweighted	_	107	_	dB
THD	total harmonic distortion	$V_{o(rms)} = 1.0 \text{ V}; G_v = 0 \text{ dB}$	-	0.01	_	%
RR <sub>100</sub>	ripple rejection	$V_{ripple(rms)}$ < 200 mV; f = 100 Hz; $G_v$ = 0 dB	_	70	_	dB
CMRR	common mode rejection ratio differential stereo input		48	53	_	dB

# Up-level Car radio Analog Signal Processor (CASP)


**TEA6880H** 

### **5 BLOCK DIAGRAM**



# Up-level Car radio Analog Signal Processor (CASP)

**TEA6880H** 



# Up-level Car radio Analog Signal Processor (CASP)

TEA6880H

### 6 PINNING

SYMBOL	PIN	DESCRIPTION
SDAQ	1	data output (to TEA6840H)
SCLQ	2	clock output (to TEA6840H)
LEVEL	3	FM and AM level input (from TEA6840H)
SCL	4	I <sup>2</sup> C-bus clock
SDA	5	I <sup>2</sup> C-bus data
DGND	6	digital ground
TBL	7	time constant for FM modulation detector
V <sub>CC</sub>	8	supply voltage
CHIME	9	chime tone input
AGND	10	analog ground
LLN	11	loudness left network
LOPI	12	left option port input (terminal impedance typical 100 k $\Omega$ )
LOPO	13	left option port output
BRI	14	channel B right stereo input (terminal impedance typical 100 k $\Omega$ )
ADR	15	address select
BLI	16	channel B left stereo input (terminal impedance typical 100 k $\Omega$ )
SCAP	17	supply filter capacitor
CRIP	18	channel C right symmetrical input (terminal impedance typical 30 k $\Omega$ )
CCOM	19	channel C common input (terminal impedance typical 30 k $\Omega$ )
CLIP	20	channel C left symmetrical input (terminal impedance typical 30 k $\Omega$ )
MONOC	21	mono common input (terminal impedance typical 30 kΩ)
MONOP	22	mono symmetrical input (terminal impedance typical 30 k $\Omega$ )
VHS	23	half supply filter capacitor
ARI	24	channel A right stereo input (terminal impedance typical 100 k $\Omega$ )
AMNCAP	25	peak-to-average detector capacitor for AM noise blanker
ALI	26	channel A left stereo input (terminal impedance typical 100 k $\Omega$ )
ROPO	27	right option port output
ROPI	28	right option port input (terminal impedance typical 100 k $\Omega$ )
RLN	29	loudness right network
RTC	30	right treble capacitor
RBI	31	right bass network input
RBO	32	right bass network output
RF	33	right front output
RR	34	right rear output
ASICAP	35	analog step interpolate capacitor
LR	36	left rear output
LF	37	left front output
LBO	38	left bass network output
LBI	39	left bass network input
LTC	40	left treble capacitor


# Up-level Car radio Analog Signal Processor (CASP)

TEA6880H

SYMBOL	PIN	DESCRIPTION
AMPCAP	41	AM blanking time capacitor
AMHOLD	42	AM noise blanker flag
AMHCAP	43	AM noise blanker hold capacitor
IREF	44	temperature independent reference current
TWBAM2	45	time constant for AM wideband peak detector
TUSN2	46	time constant for ultrasonic noise peak detector
PHASE	47	phase detector
FREF	48	frequency reference input (75.4 kHz from TEA6840H)
PILOT	49	pilot on/off output
AFSAMPLE	50	reset for multipath detector (from TEA6840H for RDS update)
FMHOLD	51	FM audio processing hold input (from TEA6840H for RDS update)
AMHIN	52	AM signal input (from TEA6840H)
AMNBIN	53	AM noise blanker input (from TEA6840H)
TMUTE	54	time constant for soft mute
MPXRDS	55	unmuted MPX input (from TEA6840H for RDS update)
TSNC	56	time constant for stereo noise canceller
MPXIN	57	MPX input (from TEA6840H)
FMNCAP	58	FM noise detector capacitor
DEEML	59	left de-emphasis capacitor
DEEMR	60	right de-emphasis capacitor
FMLBUF	61	left AM/FM audio buffer capacitor
FMRBUF	62	right AM/FM audio buffer capacitor
TWBAM1	63	time constant for AM wideband average detector
TUSN1	64	time constant for ultrasonic noise average detector

# Up-level Car radio Analog Signal Processor (CASP)

**TEA6880H** 



# Up-level Car radio Analog Signal Processor (CASP)

**TEA6880H** 

### 7 FUNCTIONAL DESCRIPTION

### 7.1 Stereo decoder

The MPX input is the null-node of an operational amplifier with internal feedback resistor. Adapting the stereo decoder input to the level of the MPX signal, coming from the FM demodulator output, is realized by the value of the input series resistor  $R_{\rm IN}$ . To this input a second source (AM detector output) can be fed by current addition.

The input amplifier is followed by an integrated 4th order Bessel low-pass filter with a cut-off frequency of 80 kHz. It provides necessary signal delay for FM noise blanking and damping of high frequency interferences coming to the stereo decoder input.

Output of this filter is fed to the soft mute control circuitry, the output is voltage to current converted and then fed to phase detector, pilot detector and pilot canceller circuits, contained in the stereo decoder PLL block. For regeneration of the 38 kHz subcarrier, a PLL is used. The fully integrated oscillator is adjusted by means of a digital auxiliary PLL into the capture range of the main PLL. The auxiliary PLL needs an external reference frequency (75.4 kHz) which is provided by the TEA6840H. The required 19 and 38 kHz signals are generated by division of the oscillator output signal in a logical circuitry. The 19 kHz quadrature phase signal is fed to the 19 kHz phase detector, where it is compared with the incoming pilot tone. The DC output signal of the phase detector controls the oscillator (PLL).

The pilot presence detector is driven by an internally generated in-phase 19 kHz signal. Its pilot dependent DC output voltage is fed to a threshold switch, which activates the pilot indicator bit and turns the stereo decoder to stereo operation. The same DC voltage is used to control the amplitude of an anti-phase internally generated 19 kHz signal. In the pilot canceller, the pilot tone is compensated by this anti-phase 19 kHz signal.

The pilot cancelled signal is fed to the matrix. There, the side signal is demodulated and combined with the main signal to left and right audio channel. Compensation for roll-off in the incoming MPX signal caused by IF filters and FM demodulator is typically realized by an external compensation network at pin MPXIN, individual alignment is achieved by I<sup>2</sup>C-bus controlled amplification of the side signal (DAA). A smooth mono to stereo takeover is achieved by controlling the efficiency of the matrix with help of the SNC peak detector.

The matrix is followed by the FM noise suppression gates, which are combined with FM single poles and High Cut Control (HCC).

The single pole is defined by internal resistors and external capacitors. From the gate circuits audio is fed to the switchable de-emphasis, where the demodulated AM stereo signal can be fed in. After de-emphasis the signal passes to the output buffers and is fed to the radio input of the source selector. For HCC, the time constant of the single pole contained in the output buffer can be changed to higher values. This function is controlled by an average detector contained in the multipath and fading detector.

### 7.2 FM noise blanker

The input of the ignition noise blanker is coupled to the MPXRDS input signal and to the LEVEL input. Both signals are fed via separate 120 kHz filters and rectifiers to an adder circuit. The output signal of the adder circuit is fed in parallel to the noise detector and the interference detector. The noise detector is a negative peak detector. Its output controls the trigger sensitivity (prevention to false triggering at noisy input signals) and the gain of the MPX high-pass filter. The output of the interference detector, when receiving a steep pulse, fires a monoflop, contained in the pulse former circuitry. The time constant of the monoflop is defined by an internal capacitor and its output activates the blanking gates in the audio.

### 7.3 AM noise blanker

The AM noise blanking pulse is derived from the AM audio signal which is fed into pin AMNBIN with the help of a peak-to-average comparator. The blanking time is set by a pulse former with external capacitor. The blanking pulse is fed to the gate in the AM audio path and out to pin AMHOLD to operate the gate built into the external AM stereo processor.

### 7.4 Multipath/fading detection and weak signal control

For FM signal quality dependent controls there is built-in a combination of six detectors driven by the level information direct, by the AC components on the level via a 20 kHz band-pass filter (AM wideband) or the high notes present at the FM demodulator output via a 60 kHz high-pass filter (ultrasonic noise). The relation between DC level and the AC components is programmable by the I<sup>2</sup>C-bus (2 bits each). Output of level buffer, AM wideband detector and ultrasonic noise detector are analog-to-digital converted and readable by the I<sup>2</sup>C-bus.

# Up-level Car radio Analog Signal Processor (CASP)

**TEA6880H** 

For the time of fast RDS updating soft mute, SNC and HCC can be put on hold and the AM wideband peak detector and the ultrasonic noise peak detector are put on reset by a switch signal delivered from the TEA6840H via pin FMHOLD.

The six separate detecting circuits are:

- The AM wideband noise peak detector is driven from a 20 kHz band-pass filter connected to the level buffer output. The time constant is defined by an external capacitor at pin TWBAM2. The output voltage of the detector is analog-to-digital converted by 3-bit.
- The AM wideband noise average detector is driven from a 20 kHz band-pass filter connected to the level buffer output. The time constant is defined by an external capacitor at pin TWBAM1. The output of the detector is connected to the Stereo Noise Control (SNC) circuit.
- The ultrasonic noise peak detector is driven from a 60 kHz high-pass filter connected to the MPX signal from pin MPXRDS. The time constant is defined by an external capacitor at pin TUSN2. The output voltage of the detector is analog-to-digital converted by 3-bit.
- 4. The ultrasonic noise average detector is driven from a 60 kHz high-pass filter connected to the MPX signal from pin MPXRDS. The time constant is defined by an external capacitor at pin TUSN1. The output of the detector is connected to soft mute control and stereo noise control circuits.
- 5. For soft mute and high cut control purposes an average detector with externally defined time constant (TMUTE) is provided. The detector is driven by level output only. Soft mute as well as high cut control can be switched off by the I<sup>2</sup>C-bus.
- 6. The stereo noise control peak detector with externally defined time constant (TSNC) is driven by DC level output, AM wideband and ultrasonic noise outputs. It provides the stereo blend facility (SNC). Starting point and slope of stereo blend can be chosen by the I<sup>2</sup>C-bus controlled reference voltage.

### 7.5 Tone/volume control

The tone/volume control part consists of the following functions:

- · Source selector
- Loudness
- Volume 1
- Treble
- Bass
- Volume 2
- Rear Seat Audio (RSA) selector
- · Chime adder
- · Analog step interpolation
- Audio blend control.

The stages loudness, volume 1, bass and volume 2 include the Analog Step Interpolation (ASI) function. This minimizes pops by smoothing out the transitions in the audio signal during switching. The transition time is  $I^2C$ -bus programmable in a range of 1:24 in four steps.

The stages loudness, volume 1 and volume 2 also have the Audio Blend Control (ABC) function. This minimizes pops by automatically incrementing the volume and loudness controls through each step between their present settings and the new settings. The speed of the ABC function is correlated with the transition time of the ASI function.

All stages are controlled via the I<sup>2</sup>C-bus.

# Up-level Car radio Analog Signal Processor (CASP)

**TEA6880H** 

### 7.5.1 Source selector

The source selector allows the selection between 6 sources:

- 2 external stereo inputs (ALI, ARI, BLI and BRI)
- 1 external symmetrical stereo input (CLIP, CRIP and CCOM)
- 1 external symmetrical mono input (MONOP and MONON)
- 1 internal stereo input (AM/FM)
- 1 chime/diagnostic mono input (CHIME).

Via the chime/diagnostic mono input a chime input signal can be sent to any audio output, at any volume level.

### 7.5.2 LOUDNESS

The output of the source selector is fed into the loudness circuit via the external capacitors  $C_{KVL}$  (pins LOPO and LOPI) and  $C_{KVR}$  (pins ROPO and ROPI). Depending on the external circuits for the left and the right channel only a bass boost or bass and treble boost is available. With the external circuits shown in Figs 13 and 15 the curves from Figs 14 and 16 will be obtained (without influence of  $C_{KVL}$  respectively  $C_{KVR}$ ).

### 7.5.3 VOLUME 1

The volume 1 control follows behind the loudness circuit. The control range of volume 1 is between +20 and -36 dB in steps of 1 dB.

### 7.5.4 TREBLE

The output signal of the volume 1 control is fed into the treble control stage. The control range is between +14 and -14 dB in steps of 2 dB. Fig.20 shows the control characteristic with external capacitors of 10 nF.

### 7.5.5 Bass

The bass control is the next stage. The characteristic of the bass curves depends upon the external circuits connected to pins LBO and LBI (left channel) and pins RBO and RBI (right channel) and also upon the setting of bit BSYM (MSB of the bass control byte). When BSYM = 1, an equalizer characteristic is obtained and when BSYM = 0, a shelving characteristic is obtained.

Figures 17 and 18 show the bass curves with an external circuit of  $2\times 220$  nF capacitors and a resistor of  $3.3~k\Omega$  for each channel with different values for BSYM. Figure 19 shows the bass curves with an external capacitor of 47 nF for each channel and BSYM = 0, for boost and cut.

### 7.5.6 VOLUME 2

The four volume 2 blocks are located at the end of the tone/volume control. In addition to volume control (same settings as volume 2) also the balance and fader functions are performed by individual attenuation offsets for the four attenuators. The control range of these attenuators is 56 dB in steps of 1 dB and additional the steps –58.5 dB, –62 dB, –68 dB and a mute step.

### 7.5.7 RSA SELECTOR

The RSA selector provides the possibility to select an alternative source for the rear channels. In this event rear channels are only controlled by volume 2 function.

### 7.5.8 CHIME ADDER

With the chime adder circuit the chime input signal can be summed with the left front and/or right front audio, or be turned off.

# Up-level Car radio Analog Signal Processor (CASP)

**TEA6880H** 

### **8 LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		-0.3	+10	V
Vi	voltage at all pins (except SCL and SDA)	V <sub>CC</sub> ≤ 10 V	V <sub>SS</sub> - 0.3	V <sub>CC</sub>	٧
	voltage at pins SCL and SDA		$V_{SS}-0.3$	9.7	٧
P <sub>tot</sub>	total power dissipation		_	480	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>es</sub>	electrostatic handling voltage for all pins	note 1	-200	+200	V
		note 2	-2000	+2000	V

### **Notes**

- 1. Machine model (R =  $0 \Omega$ , C = 200 pF).
- 2. Human body model (R = 1.5 k $\Omega$ , C = 100 pF).

### 9 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	48	K/W

Up-level Car radio Processor (CASP)

Analog

Signal

Product specification

FM part: input signal  $V_{i(MPX)(p-p)} = 1.89 \text{ V}$ ; m = 100% ( $\Delta f = \pm 75 \text{ kHz}$ ,  $f_{mod} = 400 \text{ Hz}$ ); de-emphasis of 75  $\mu s$  and series resistor at input  $R_{IN} = 182 \text{ k}\Omega$ ; FM audio measurements are taken at pins LOPO and ROPO.

Tone part:  $R_S = 600 \ \Omega$ ;  $R_L = 10 \ k\Omega$ , AC-coupled;  $C_L = 2.5 \ nF$ ; CLK = square-wave (5 to 0 V) at 100 kHz; stereo source = A channel input; volume 1 attenuator = 0 dB; loudness = 0 dB, off; volume 2 attenuators = 0 dB; bass linear; treble linear; input voltage = 1 V, f = 1 kHz. Tone part audio measurements are taken at pins RF and LF.  $V_{CC} = 8.3$  to  $8.7 \ V$ ;  $V_{SS} = 0 \ V$ ;  $T_{amb} = 25 \ ^{\circ}C$ ; unless otherwise specified.

This IC shall not radiate noise in the audio system such that it disturbs any other circuit. This IC shall also not be susceptible to the radiation of any other circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		7.8	8.5	9.2	V
Icc	supply current	V <sub>CC</sub> = 8.5 V	32	40	48	mA
V <sub>HS</sub>	half supply voltage	V <sub>CC</sub> = 8.5 V	3.75	4.25	4.75	V
I <sub>IREF</sub>	reference current	$V_{CC} = 8.5 \text{ V}; R_{IREF} = 100 \text{ k}\Omega$	35	37	39	μΑ
FM signal path	1			•		
V <sub>i(MPX)(p-p)</sub>	MPX input signal (peak-to-peak value)	$R_i = 182 \text{ k}\Omega$	_	1.89	_	V
$\Delta V_{i(MPX)}$	overdrive margin of MPX input signal	THD = 1%	6	_	_	dB
l <sub>i</sub>	AF input current		_	3.66	_	μΑ
I <sub>i(max)</sub>	maximum AF input current	THD = 1%	7.32	_	_	μΑ
V <sub>o(rms)</sub>	AF mono output signal (RMS value)	91% modulation without pilot	890	1000	1110	mV
$\Delta V_{out}$	AF mono channel balance	without pilot; V <sub>LOPO</sub> /V <sub>ROPO</sub>	-1	-	+1	dB
$\alpha_{ extsf{cs}}$	channel separation	aligned setting of data byte 1, bit 0 to bit 3; m = 30% modulation plus 9% pilot				
		L = 1; R = 0	40	47	70	dB
		L = 0; R = 1	40	47	70	dB
THD	total harmonic distortion	$V_{i(MPX)(p-p)} = 1.89 \text{ V}; f_{mod} = 1 \text{ kHz without pilot}$	_	0.1	0.3	%
		$V_{i(MPX)(p-p)} = 1.89 \text{ V; } f_{mod} = 5 \text{ kHz}$				
		L = 1; R = 0	_	0.1	0.3	%
		L = 0; R = 1	_	0.1	0.3	%
S/N	signal-to-noise ratio	f = 20 Hz to 15 kHz	75	78	_	dB
α <sub>19</sub>	pilot signal suppression	f = 19 kHz	40	50	_	dB
$\alpha_{38}$	subcarrier suppression	f = 38 kHz	35	50	_	dB
α <sub>57</sub>		f = 57 kHz	40	_	_	dB
α <sub>76</sub>		f = 76 kHz	50	60	_	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
IM2	second order intermodulation for $f_{spur} = 1 \text{ kHz}$	f <sub>mod</sub> = 10 kHz; note 1	_	60	_	dB
IM3	third order intermodulation for f <sub>spur</sub> = 1 kHz	f <sub>mod</sub> = 13 kHz; note 1	_	58	Ī-	dB
α <sub>57(RDS)</sub>	traffic radio (RDS)	f = 57 kHz; note 2	_	70	_	dB
α <sub>67</sub>	Subsidiary Communication Authorization (SCA)	f = 67 kHz; note 3	70	_	-	dB
α <sub>114</sub>	Adjacent Channel Interference (ACI)	f = 114 kHz; note 4	_	80	1-	dB
α <sub>190</sub>		f = 190 kHz; note 4	_	70	-	dB
PSRR	power supply ripple rejection	f = 100 Hz; V <sub>ripple(rms)</sub> = 100 mV	_	30	1-	dB
R <sub>SDEEML</sub> ;	de-emphasis output source resistance	data byte 3, bit $5 = 1$ ; $75 \mu s$	20	22.7	25.4	kΩ
R <sub>SDEEMR</sub>		data byte 3, bit 5 = 0; 50 μs	13.4	15.2	17	kΩ
I <sub>FMLBUF</sub> ; I <sub>FMRBUF</sub>	current capacity of FM buffer	$V_{\text{FMLBUF,FMRBUF}} = 5.5 \pm 1 \text{ V}$	50	-	200	μΑ
PLL VCO			1.	•	•	-
f <sub>osc</sub>	oscillator frequency		_	228	<u> </u>	kHz
	frequency range of free running oscillator		190	1-	270	kHz
f <sub>ref</sub>	reference frequency at pin FREF		_	75.4	-	kHz
V <sub>i(FREF)</sub>	reference frequency input voltage		30	100	500	mV
Z <sub>i(FREF)</sub>	input impedance		100	-	_	kΩ
PLL pilot dete	ctor			•	•	
V <sub>i(pilot)(rms)</sub>	pilot threshold voltage for automatic	stereo on; STIN = 1	_	27	37	mV
	switching by pilot input voltage (RMS value)	stereo off; STIN = 0	9	22	-	mV
hys <sub>(pilot)</sub>	hysteresis of pilot threshold voltage		_	2	-	dB
V <sub>PILOT</sub>	switching voltage for external mono control (PILOT)		0.3	_	0.7	V
AM signal path	1		I.	•		-
V <sub>LOPO</sub> ; V <sub>ROPO</sub>	AC output voltage at pins LOPO and ROPO	AMON = 1 and AMST = 0; $R_i$ = 220 k $\Omega$ ; $V_{iAM(mono)}$ = 250 mV	195	245	295	mV
G <sub>v</sub>	AM stereo audio buffer voltage gain	subaddress 0H: AMON = 1 and AMST = 1; input signal at pins DEEML or DEEMR; coupled with 220 nF; V <sub>i(DEEML,DEEMR)</sub> = 200 mV; f <sub>i</sub> = 1 kHz; note 5	7	8	9	dB
$\begin{array}{l} R_{i(DEEML);} \\ R_{i(DEEMR)} \end{array}$	input resistance for AM stereo left and right	AMON = 1 and AMST = 1; note 6	80	100	120	kΩ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Noise blanker			•	•	•	,
FM PART						
t <sub>sup</sub>	interference suppression time		20	30	40	μs
I <sub>offset</sub>	gate input offset current at pins during suppression pulse duration	during AF suppression time	_	20	50	nA
I <sub>ch(FMNCAP)</sub>	charge current (into 4 V)	no input signal; V <sub>FMNCAP</sub> = V <sub>FMNCAP(int)</sub> - 0.7 V	-16	-12.5	-9.5	μΑ
I <sub>dch(FMNCAP)</sub>	discharge current (from 5.5 V)	no input signal; V <sub>FMNCAP</sub> = V <sub>FMNCAP(int)</sub> + 0.7 V	45	70	100	μΑ
Trigger Thresh	old Control (TTC), dependency on MPX signal	l at MPXRDS input				
V <sub>FMNCAP</sub>	trigger threshold variation voltage	$V_{i(MPXRDS)} = 0 V$	4.5	5	5.5	V
$\Delta V_{FMNCAP}$	trigger threshold voltage	V <sub>i(MPXRDS)</sub> = 10 mV; f = 120 kHz	15	40	60	mV
		V <sub>i(MPXRDS)</sub> = 100 mV; f = 120 kHz	75	100	200	mV
$\Delta V_{TBL}$	trigger threshold variation with audio frequency f = 15 kHz	$V_{i(MPXRDS)} = 670 \text{ mV}$	_	500	_	mV
Trigger Thresh	old Control (TTC), dependency on level detect	or input signal				
V <sub>FMNCAP</sub>	trigger threshold voltage	$V_{LEVEL(AC)} = 0 V$	4.5	5	5.5	٧
$\Delta V_{FMNCAP}$	trigger threshold voltage as a function of	$V_{LEVEL(AC)} = 10 \text{ mV}; f = 120 \text{ kHz}$	_	0	_	mV
	V <sub>LEVEL(AC)</sub>	$V_{LEVEL(AC)} = 200 \text{ mV}$ ; f = 120 kHz	_	40	_	mV
Trigger sensitiv	rity measurement with pulse (on MPX signal) a	at MPXRDS input				
V <sub>pulse</sub>	trigger sensitivity	$t_{pulse}$ = 10 $\mu$ s; write mode; data byte 3, bits 6 and 7:				
		NBS1 = 0; NBS0 = 0	_	60	_	mV
		NBS1 = 0; NBS0 = 1	_	100	_	mV
		NBS1 = 1; NBS0 = 0	_	150	_	mV
		NBS1 = 1; NBS0 = 1	_	200	_	mV
Trigger sensitiv	rity measurement with pulse (on level signal) a	t AM/FM level input				
V <sub>pulse</sub>	trigger sensitivity	$t_{pulse}$ = 10 $\mu$ s; $V_{LEVEL}$ = 0.5 V; write mode; data byte 3, bits 6 and 7:				
		NBS1 = 0; NBS0 = 0	_	250	_	mV
		NBS1 = 0; NBS0 = 1	_	275	_	mV
		NBS1 = 1; NBS0 = 0	_	300	_	mV
		NBS1 = 1; NBS0 = 1	_	320	_	mV

# Up-level Car radio Analog Signal Processor (CASP)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AM PART		•	'	•	'	1
m <sub>mod</sub>	trigger threshold		_	140	<u> </u>	%
V <sub>AMPCAP(AC)</sub>	AF voltage at AMHCAP	$V_{iAM(mono)} = 50 \text{ mV (RMS)}; f = 1 \text{ kHz}$	16	22	30	mV
$\alpha_{AMGATE}$	attenuation of blanking gate	V <sub>iAM(mono)</sub> = 50 mV (RMS); gate open: internal voltage; gate closed: V <sub>AMHOLD(DC)</sub> = 4 V; note 7	-60	-70	-80	dB
t <sub>sup(AMHOLD)</sub>	suppression time at AMHOLD	$t_{pulse}$ = 10 $\mu$ s; repetition rate = 50 Hz; $V_{pulse}$ = 1.7 V (AMNBIN); $V_{LEVEL}$ = 0.5 V	400	500	600	μs
V <sub>AMNCAP(DC)</sub>	detector voltage; V <sub>ext(AMNBIN)DC</sub> - 0.7 V	V <sub>AMNBIN(AC)</sub> = 0 V; V <sub>LEVEL(DC)</sub> = 3.5 V	3.3	3.8	4.3	V
f <sub>AMHOLD</sub>	trigger sensitivity	$t_{pulse}$ = 10 $\mu$ s; repetition rate = 50 Hz; $V_{pulse}$ = 1.7 V (AMNBIN); $V_{LEVEL}$ = 4 V	45	50	55	Hz
I <sub>offset</sub>	gate input offset current at pins during suppression pulse duration	during AF suppression time	-50	0	+50	nA
Muting averag	e detector (TMUTE); see Fig.12		•	•	•	•
V <sub>i(LEVEL)</sub>	input voltage on LEVEL		0.5	_	4	٧
G <sub>v</sub>	voltage gain LEVEL to TMUTE		-	0	Ī-	dB
$\Delta V_{TMUTE}$	offset between TMUTE and LEVEL		_	1.5	_	V
$\Delta V_{TMUTE/K}$	temperature dependence at TMUTE		_	3.3	_	mV/K
MUTING AVERAG	GE DETECTOR TIME CONSTANT					
I <sub>ch(TMUTE)</sub>	TMUTE charge current		_	-0.2	-	μА
I <sub>dch(TMUTE)</sub>	TMUTE discharge current		-	0.2	Ī-	μА
V <sub>O</sub>	DC output voltage		2	Ī-	5	V
TEST CONDITION	N					
I <sub>ch(test)</sub>	capacitor charge current	data byte 6, bit 7 = 1	_	-12	_	μА
I <sub>dch(test)</sub>	capacitor discharge current	data byte 6, bit 7 = 1	_	12	_	μΑ

Up-level Car radio Analog Signal Processor (CASP)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AM wideband	average detector (TWBAM1); see Fig.6			'		
$V_{TWBAM1}$	DC voltage at TWBAM1 with respect to AGND	$V_{LEVEL(AC)} = 400 \text{ mV}; V_{LEVEL(DC)} = 3.5 \text{ V}; f_i = 24 \text{ kHz};$ write mode; data byte 1, bits 4 and 5:				
		AWS1 = 1; AWS0 = 1	_	4.10	_	V
		AWS1 = 1; AWS0 = 0	_	3.60	_	V
		AWS1 = 0; AWS0 = 1	_	3.00	_	V
		AWS1 = 0; AWS0 = 0	_	2.35	_	٧
VC <sub>TWBAM1</sub>	DC voltage coefficient	$V_{\text{LEVEL(AC)}} = 400 \text{ mV}; V_{\text{LEVEL(DC)}} = 3.5 \text{ V}; f_i = 24 \text{ kHz};$ write mode; note 8; data byte 1, bits 4 and 5:				
		AWS1 = 1; AWS0 = 1	0.69	0.82	0.98	
		AWS1 = 1; AWS0 = 0	0.60	0.72	0.86	
		AWS1 = 0; AWS0 = 1	0.50	0.60	0.71	
		AWS1 = 0; AWS0 = 0	0.40	0.47	0.56	
Vo	DC output voltage		1.5	_	5.5	٧
AM WIDEBAND	AVERAGE DETECTOR TIME CONSTANT			'		·•
I <sub>ch(TWBAM1)</sub>	TWBAM1 charge current		-19.5	-15	-11.5	μΑ
I <sub>dch(TWBAM1)</sub>	TWBAM1 discharge current		11.5	15	19.5	μΑ
Ultrasonic no	ise average detector (TUSN1); see Fig.5			•		•
V <sub>TUSN1</sub>	DC voltage at TUSN1 with respect to AGND	$V_{MPXRDS(AC)} = 350 \text{ mV}; V_{LEVEL(DC)} = 3.5 \text{ V};$ $f_i = 80 \text{ kHz}; \text{ write mode}; \text{ data byte 1, bits 6 and 7}:$				
		USS1 = 1; USS0 = 1	_	4.25	_	V
		USS1 = 1; USS0 = 0	_	4.00	_	V
		USS1 = 0; USS0 = 1	_	3.50	_	V
		USS1 = 0; USS0 = 0	_	2.60	_	V
VC <sub>TUSN1</sub>	DC voltage coefficient	$\begin{split} &V_{MPXRDS(AC)} = 350 \text{ mV}; \ V_{LEVEL(DC)} = 3.5 \text{ V}; \\ &f_i = 80 \text{ kHz}; \text{ write mode}; \text{ note 9}; \text{ data byte 1}, \\ &\text{bits 6 and 7}; \end{split}$				
		USS1 = 1; USS0 = 1	0.71	0.85	1.00	
		USS1 = 1; USS0 = 0	0.67	0.80	0.95	
		USS1 = 0; USS0 = 1	0.60	0.70	0.85	
		USS1 = 0; USS0 = 0	0.44	0.52	0.62	
V <sub>O</sub>	DC output voltage		1.5	_	5.5	٧

Product specification

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ULTRASONIC NO	OISE AVERAGE DETECTOR TIME CONSTANT		•	•	•	
I <sub>ch(TUSN1)</sub>	TUSN1 charge current		-19.5	-15	-11.5	μΑ
I <sub>dch(TUSN1)</sub>	TUSN1 discharge current		11.5	15	19.5	μΑ
Peak detecto	r for stereo noise control (TSNC)					
DEPENDENCY (	ON LEVEL VOLTAGE; see Fig.12					
V <sub>LEVEL</sub>	input voltage		0.5	_	4.75	V
G	gain LEVEL to TSNC		_	0	_	dB
V <sub>TSNC</sub>	DC voltage at TSNC referred to DC level	without MPXRDS and LEVEL (AC) input				
	voltage at LEVEL	$V_{LEVEL(DC)} = 0.5 V$	1.75	2.00	2.25	V
		$V_{LEVEL(DC)} = 3.5 V$	4.50	5.00	5.50	V
$\Delta V_{TSNC/K}$	temperature dependence at TSNC		_	3.3	_	mV/K
DEPENDENCY (	ON ULTRASONIC NOISE; see Fig.5					
V <sub>TSNC</sub>	DC voltage at TSNC with respect to AGND	$V_{MPXRDS(AC)} = 350 \text{ mV}; V_{LEVEL(DC)} = 3.5 \text{ V};$ $f_i = 80 \text{ kHz}; \text{ write mode}; \text{ data byte 1, bits 6 and 7}:$				
		USS1 = 1; USS0 = 1	_	4.25	_	V
		USS1 = 1; USS0 = 0	_	4.00	_	V
		USS1 = 0; USS0 = 1	_	3.50	_	V
		USS1 = 0; USS0 = 0	_	2.60	_	V
VC <sub>TSNC</sub>	DC voltage coefficient	$\begin{aligned} &V_{MPXRDS(AC)} = 350 \text{ mV}; \ V_{LEVEL(DC)} = 3.5 \text{ V}; \\ &f_i = 80 \text{ kHz}; \text{ write mode}; \text{ note 10}; \text{ data byte 1}, \\ &\text{bits 6 and 7}; \end{aligned}$				
		USS1 = 1; USS0 = 1	0.71	0.85	1.00	
		USS1 = 1; USS0 = 0	0.67	0.80	0.95	
		USS1 = 0; USS0 = 1	0.60	0.70	0.85	
VLEVEL G VTSNC  AVTSNC/K DEPENDENCY O VTSNC  VCTSNC		USS1 = 0; USS0 = 0	0.44	0.52	0.62	
V <sub>O</sub>	DC output voltage		2	-	5	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DEPENDENCY C	ON AM WIDEBAND NOISE; see Fig.6	•		•	•	
V <sub>TSNC</sub>	DC voltage at TSNC	$V_{LEVEL(AC)} = 400 \text{ mV}; V_{LEVEL(DC)} = 3.5 \text{ V}; f_i = 24 \text{ kHz};$ write mode; data byte 1, bits 4 and 5:				
		AWS1 = 1; AWS0 = 1	_	4.10	_	٧
		AWS1 = 1; AWS0 = 0	_	3.60	_	٧
		AWS1 = 0; AWS0 = 1	_	3.00	_	٧
		AWS1 = 0; AWS0 = 0	_	2.35	_	٧
VC <sub>TSNC</sub>	DC voltage coefficient	$V_{LEVEL(AC)} = 400 \text{ mV}; V_{LEVEL(DC)} = 3.5 \text{ V}; f_i = 24 \text{ kHz};$ write mode; note 11; data byte 1, bits 4 and 5:				
		AWS1 = 1; AWS0 = 1	0.69	0.82	0.98	
		AWS1 = 1; AWS0 = 0	0.60	0.72	0.86	
		AWS1 = 0; AWS0 = 1	0.50	0.60	0.71	
		AWS1 = 0; AWS0 = 0	0.40	0.47	0.56	
Vo	DC output voltage		1.5	_	5.5	٧
DETECTOR TIME	E CONSTANT	•		•	•	
I <sub>ch(TSNC)</sub>	TSNC charge current		_	-2.3	_	μΑ
I <sub>dch(TSNC)</sub>	TSNC discharge current		_	65	_	μΑ
TEST CONDITION	N		•	•	•	
I <sub>ch(test)</sub>	charge current for testing	data byte 6, bit 7 = 1; $V_{LEVEL(DC)}$ = 2 V; $V_{TSNC(DC)}$ = 2.8 V	_	-1.5	_	mA
I <sub>dch(test)</sub>	discharge current for testing	data byte 6, bit 7 = 1; V <sub>LEVEL(DC)</sub> = 2 V; V <sub>TSNC(DC)</sub> = 4.2 V	_	200	_	μА

Up-level Car radio Analog Signal Processor (CASP)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ultrasonic noi	ise peak detector (TUSN2); see Fig.5		I.	•	•	Į.
V <sub>TUSN2</sub>	DC voltage at TUSN2 with respect to AGND	$V_{MPXRDS(AC)} = 350 \text{ mV}; V_{LEVEL(DC)} = 3.5 \text{ V};$ $f_i = 80 \text{ kHz}; \text{ write mode}; \text{ data byte 1, bits 6 and 7}:$				
		USS1 = 1; USS0 = 1	_	4.25	_	V
		USS1 = 1; USS0 = 0	_	4.00	_	V
		USS1 = 0; USS0 = 1	_	3.50	_	V
		USS1 = 0; USS0 = 0	_	2.60	_	V
VC <sub>TUSN2</sub>	DC voltage coefficient	$\begin{aligned} &V_{MPXRDS(AC)} = 350 \text{ mV}; \ V_{LEVEL(DC)} = 3.5 \text{ V}; \\ &f_i = 80 \text{ kHz}; \text{ write mode}; \text{ note 12}; \text{ data byte 1}, \\ &\text{bits 6 and 7}; \end{aligned}$				
		USS1 = 1; USS0 = 1	0.71	0.85	1.00	
		USS1 = 1; USS0 = 0	0.67	0.80	0.95	
		USS1 = 0; USS0 = 1	0.60	0.70	0.85	
		USS1 = 0; USS0 = 0	0.44	0.52	0.62	
V <sub>O</sub>	DC output voltage		1.5	_	5.5	٧
DETECTOR TIME	CONSTANT					
I <sub>ch(TUSN2)</sub>	TUSN2 charge current		_	-1.6	_	μΑ
I <sub>dch(TUSN2)</sub>	TUSN2 discharge current		_	21	_	μΑ
AM wideband	peak detector (TWBAM2); see Fig.6					
V <sub>TWBAM2</sub>	DC voltage at TWBAM2 with respect to AGND	$V_{\text{LEVEL(AC)}} = 400 \text{ mV}; V_{\text{LEVEL(DC)}} = 3.5 \text{ V}; f_i = 24 \text{ kHz};$ write mode; data byte 1, bits 4 and 5:				
		AWS1 = 1; AWS0 = 1	_	4.10	_	٧
		AWS1 = 1; AWS0 = 0	_	3.60	_	٧
		AWS1 = 0; AWS0 = 1	_	3.00	_	V
		AWS1 = 0; AWS0 = 0	_	2.35	_	V
VC <sub>TWBAM2</sub>	DC voltage coefficient	V <sub>LEVEL(AC)</sub> = 400 mV; V <sub>LEVEL(DC)</sub> = 3.5 V; f <sub>i</sub> = 24 kHz; write mode; note 13; data byte 1, bits 4 and 5:				
		AWS1 = 1; AWS0 = 1	0.69	0.82	0.98	
		AWS1 = 1; AWS0 = 0	0.60	0.72	0.86	
		AWS1 = 0; AWS0 = 1	0.50	0.60	0.71	
		AWS1 = 0; AWS0 = 0	0.40	0.47	0.56	
V <sub>O</sub>	DC output voltage		2	-	5	٧

22

Up-level Car radio Analog Signal Processor (CASP)

TEA6880H

Product specification

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DETECTOR TIME	: CONSTANT		-			·l
I <sub>ch(TWBAM2</sub> )	TWBAM2 charge current		_	-1.6	-	μΑ
I <sub>dch(TWBAM2)</sub>	TWBAM2 discharge current		_	21	_	μΑ
Soft mute; see	e Figs 7 and 4					
$\alpha_{0dB}$	attenuation at LOPO and ROPO	V <sub>TMUTE</sub> = 3.5 V; V <sub>TUSN1</sub> = 3.5 V	-0.5	0	+0.5	dB
$\alpha_{\text{6dB}}$	start of muting; AC attenuation at	see Fig.4; write mode; MSL0 = 1; MSL1 = 1				
	LOPO and ROPO	MST1 = 0; MST0 = 0; $V_{TMUTE} = 0.42V_{TUSN1}$ without AC	3	6	9	dB
		MST1 = 0; MST0 = 1; $V_{TMUTE} = 0.45V_{TUSN1}$ without AC	3	6	9	dB
		MST1 = 1; MST0 = 0; $V_{TMUTE} = 0.47V_{TUSN1}$ without AC	3	6	9	dB
		MST1 = 1; MST0 = 1; $V_{TMUTE} = 0.49V_{TUSN1}$ without AC	3	6	9	dB
α <sub>10dB</sub>	AC attenuation for setting of mute slope at	MST1 = 0; MST0 = 0; see Fig.7				
	LOPO and ROPO	$\begin{split} \text{MSL1} &= 0;  \text{MSL0} = 0;  \text{V}_{\text{TMUTE}(\text{DC})} = 0.35 \text{V}_{\text{TUSN1}} \\ \text{without AC} \end{split}$	7	10	13	dB
		$MSL1 = 0$ ; $MSL0 = 1$ ; $V_{TMUTE(DC)} = 0.38V_{TUSN1}$ without AC	7	10	13	dB
		$\begin{split} & \text{MSL1} = 1;  \text{MSL0} = 0;  V_{\text{TMUTE}(DC)} = 0.39 V_{\text{TUSN1}} \\ & \text{without AC} \end{split}$	7	10	13	dB
		MSL1 = 1; MSL0 = 1; V <sub>TMUTE(DC)</sub> = 0.395V <sub>TUSN1</sub>	7	10	13	dB

without AC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Stereo Noise (	Control (SNC)			'	'	
$\alpha_{\rm cs(start)}$	start of channel separation	aligned at L = 1 and R = 0; data byte 2, SST[3:0] = 1111; $V_{TSNC}$ or $V_{TUSN1}$ or $V_{TWBAM1}$ = 0.63 $V_{TUSN1}$ without AC; see note 14 and Fig.9	4.5	6	7.5	dB
		aligned at L = 1 and R = 0; data byte 2, SST[3:0] = 1000; $V_{TSNC}$ or $V_{TUSN1}$ or $V_{TWBAM1} = 0.70 V_{TUSN1}$ without AC; see note 14 and Fig.9	4.5	6	7.5	dB
		aligned at L = 1 and R = 0; data byte 2, SST[3:0] = 0000; $V_{TSNC}$ or $V_{TUSN1}$ or $V_{TWBAM1}$ = 0.74 $V_{TUSN1}$ without AC; see note 14 and Fig.9	4.5	6	7.5	dB
$\alpha_{cs(slope)}$	slope of channel separation	aligned at L = 1 and R = 0; data byte 2, SST[3:0] = 1000; V <sub>TSNC</sub> = 0.72V <sub>TUSN1</sub> without AC; see note 15 and Fig.8; data byte 2, bits 4 and 5:				
		SSL1 = 0; SSL0 = 0	3	5	7	dB
		SSL1 = 0; SSL0 = 1	5	7	9	dB
		SSL1 = 1; SSL0 = 0	11	13	15	dB
		SSL1 = 1; SSL0 = 1 (not defined)				

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
High Cut Cont	trol (HCC)		•	•	•	
$\alpha_{HCC(start)}$	AC attenuation for start of HCC	AF = 10 kHz; V <sub>MPXIN</sub> = 200 mV; HSL1 = 1; HSL0 = 0; data byte 0, SMUT = 0 and MONO = 1; write mode; see note 16 and Fig.10; data byte 3, bits 2 and 3:				
		HST1 = 1; HST0 = 1; V <sub>LEVEL(DC)</sub> = 1.30 V	1.5	3	4.5	dB
		HST1 = 1; HST0 = 0; V <sub>LEVEL(DC)</sub> = 1.45 V	1.5	3	4.5	dB
		$HST1 = 0$ ; $HST0 = 1$ ; $V_{LEVEL(DC)} = 1.90 \text{ V}$	1.5	3	4.5	dB
		HST1 = 0; HST0 = 0; V <sub>LEVEL(DC)</sub> = 2.10 V	1.5	3	4.5	dB
$\alpha_{HCC(slope)}$	AC attenuation for slope of HCC	AF = 10 kHz; $V_{MPXIN}$ = 200 mV; $C_{FMLBUF}$ , $C_{FMRBUF}$ = 2.7 nF; HST1 = 1; HST0 = 1; data byte 0, SMUT = 0 and MONO = 1; see note 16 and Fig.11; data byte 3, bits 0 and 1:				
		HSL1 = 1; HSL0 = 1	5.5	7.5	9.5	dB
		HSL1 = 1; HSL0 = 0	4	6	8	dB
		HSL1 = 0; HSL0 = 1	2	4	6	dB
		HSL1 = 0; HSL0 = 0	1	3	5	dB
α <sub>HCC(max)</sub>	maximum HCC attenuation	AF = 10 kHz; $V_{TMUTE} = 2 V$ ; data byte 0, SMUT = 0 and MONO = 1; data byte 3, bit 1 = bit 0 = 1				
		C <sub>FMLBUF</sub> , C <sub>FMRBUF</sub> = 2.7 nF; data byte 3, bit 4 = 1	8	10	14.5	dB
		C <sub>FMLBUF</sub> , C <sub>FMRBUF</sub> = 680 pF; data byte 3, bit 4 = 0	8	10	14.5	dB

Up-level Car radio Analog Signal Processor (CASP)

Philips Semiconductors

Up-level Car radio Analog Signal Processor (CASP)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog-to-dig	jital converters		'	'		•
LEVEL ANALOG	-TO-DIGITAL CONVERTER (6-BIT)					
V <sub>LEVEL(min)</sub>	lower limit of conversion range		600	720	840	mV
V <sub>LEVEL(max)</sub>	upper limit of conversion range		3.2	3.4	3.6	٧
$\Delta V_{LEVEL}$	bit resolution		_	44	_	mV
ULTRASONIC NO	DISE ANALOG-TO-DIGITAL CONVERTER (3-BIT		•		•	
V <sub>TUSN(min)</sub>	lower limit of conversion range		1.9	2.1	2.4	V
V <sub>TUSN(max)</sub>	upper limit of conversion range		3.8	4.1	4.5	V
$\Delta V_{TUSN}$	bit resolution		280	330	380	mV
AM WIDEBAND	NOISE ANALOG-TO-DIGITAL CONVERTER (3-B	BIT)	,		•	•
V <sub>TWBAM(min)</sub>	lower limit of conversion range		1.9	2.1	2.4	V
V <sub>TWBAM(max)</sub>	upper limit of conversion range		3.8	4.1	4.5	٧
$\Delta V_{TWBAM}$	bit resolution		280	330	380	mV
Tone/volume	control		•	•	•	•
G <sub>v(max)</sub>	maximum voltage gain	$R_S \le 10 \ \Omega; \ R_L \ge 10 \ M\Omega$	19	20	21	dB
G <sub>v(signal)</sub>	signal voltage gain	T <sub>amb</sub> = 25 °C	-0.75	0	+0.75	dB
		$T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}$	-1	0	+1	dB
V <sub>o(rms)</sub>	output voltage level	THD ≤ 0.5%	_	2000	_	mV
		THD = 1%; $G_v = 3 \text{ dB}$	2300	_	_	mV
		$R_L = 2 \text{ k}\Omega; C_L = 10 \text{ nF}; THD = 1\%$	2000	_	_	mV
$V_{i(rms)}$	input sensitivity	$V_0 = 500 \text{ mV}; G_v = 20 \text{ dB}$	_	50	_	mV
$f_{ro}$	roll-off frequency	high frequency (-1 dB)	20000	_	_	Hz
		input A; $C_{KIL} = C_{KIR} = 100 \text{ nF}$ ; $C_{KVL} = C_{KVR} = 220 \text{ nF}$				
		low frequency (–1 dB)	_	35	45	Hz
		low frequency (–3 dB)	_	20	25	Hz
		input C; $C_{KICL} = C_{KICR} = 1 \mu F$ ; $C_{KVL} = C_{KVR} = 220 \text{ nF}$				
		low frequency (-1 dB)		18	23	Hz
		low frequency (–1 dB)		10	13	Hz
$\alpha_{\mathtt{CS}}$	channel separation	V <sub>i</sub> = 1 V; frequency range 250 Hz to 20 kHz	74	80	13	dB