



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# TEF6721HL

## Car radio tuner front-end for digital IF

Rev. 04 — 20 December 2005

Product data sheet

## 1. General description

The TEF6721HL is a single chip car radio tuner for AM, FM standard, FM In-Band On-Channel Digital Audio Broadcast (IBOC DAB) and weather band providing combined AM and FM gain controlled differential Intermediate Frequency (IF) output for the SAF7730H including the following functions:

- AM up-conversion tuner to an IF frequency of 10.7 MHz for Long Wave (LW)/Medium Wave (MW)/Short Wave (SW) (31 m, 41 m and 49 m bands)
- FM single conversion tuner to an IF frequency of 10.7 MHz with integrated image rejection for US FM, Europe FM, Japan FM, East Europe FM and weather band reception; all bands can be selected using high side or low side Local Oscillator (LO) injection
- Tuning system includes Voltage-Controlled Oscillator (VCO), crystal oscillator and Phase-Locked Loop (PLL) synthesizer on one chip.

## 2. Features

- FM mixer for conversion of FM Radio Frequency (RF) (64 MHz to 108 MHz and US weather band) to an IF of 10.7 MHz; the mixer provides inherent image rejection and can be switched from low injection to high injection Local Oscillator (LO) via the I<sup>2</sup>C-bus; two different mixer conversion gains can be selected via the I<sup>2</sup>C-bus
- Automatic Gain Control (AGC) PIN diode drive circuit for FM RF AGC; AGC detection at FM mixer input and IF AGC amplifier input; AGC threshold for detection at FM mixer input is a programmable and keyed function switchable via the I<sup>2</sup>C-bus; the AGC PIN diode drive can be activated via the I<sup>2</sup>C-bus as a local function for search tuning; in AM mode the AGC PIN diode drive can be activated via the I<sup>2</sup>C-bus if required
- Digital alignment circuit for bus controlled matching of oscillator tuning voltage to FM antenna tank circuit tuning voltage
- Buffer output for weather band flag
- Combined AM and FM IF AGC amplifier with high dynamic input range; one of the four gain settings is selected automatically via two control signals from IF Digital Signal Processor (DSP); combined differential AM and FM IF output signal to analog-to-digital converter of IF DSP
- AM mixer for conversion of AM RF to AM IF 10.7 MHz
- AM RF PIN diode drive circuit and RF Junction Field Effect Transistor (JFET) conductance control by AGC cascode drive circuit; AGC threshold detection at AM mixer and IF AGC input; threshold for detection at AM mixer is programmable via the I<sup>2</sup>C-bus
- AM and FM RF AGC monitor output intended for gain control of active antennas

# PHILIPS

- Inductor Capacitor (LC) tuner oscillator providing mixer frequencies for FM and AM mixers
- Crystal oscillator providing reference frequencies for synthesizer PLL and timing for Alternative Frequency (AF) updating
- Optional crystal oscillator frequency pulling possibility via I<sup>2</sup>C-bus
- Fast synthesizer PLL tuning system with local control for inaudible AF updating
- Timing function for AF updating algorithm and control signal output for interfacing with IF DSP
- Three hardware programmable I<sup>2</sup>C-bus addresses; pin BUSENABLE; two software controlled flag outputs
- Several test modes for fast Integrated Circuit (IC) tests.

### 3. Quick reference data

**Table 1: Quick reference data**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DDA(n)</sub>	analog supply voltages 1 to 5		8	8.5	9	V
V <sub>DDA6</sub>	analog supply voltage 6		4.75	5	5.25	V
V <sub>DDD</sub>	digital supply voltage		4.75	5	5.25	V
I <sub>DDA(n)</sub>	sum of analog supply currents 1 to 5	FM Japan mode	35	44	55	mA
		AM mode	28	38	48	mA
I <sub>DDA6</sub>	analog supply current 6 for on-chip power supply	FM Japan mode	2.2	3.2	4.3	mA
		AM mode	10	14	18	mA
I <sub>DDD</sub>	digital supply current	FM Japan mode	23	30	39	mA
		AM mode	17	23	30	mA
f <sub>AM(ant)</sub>	AM input frequency	LW	0.144	-	0.288	MHz
		MW	0.522	-	1.710	MHz
		SW	5.73	-	9.99	MHz
f <sub>FM(ant)</sub>	FM input frequency		64	-	108	MHz
f <sub>FM(WB)(ant)</sub>	FM weather band input frequency		162.4	-	162.55	MHz
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C
<b>AM overall system parameters (based on 15 pF/60 pF dummy aerial; m = 0.3; 2.5 kHz audio bandwidth in IF DSP; voltages in RMS value at input of dummy aerial); see <a href="#">Figure 9</a></b>						
V <sub>i(RF)(IFAGC)</sub>	RF input voltage for start of IF AGC	first step	-	5.5	-	mV
		second step	-	11	-	mV
		third step	-	22	-	mV
V <sub>i(RF)(RFAGC)</sub>	RF input voltage for start of RF AGC	in-band; m = 0	-	31	-	mV
		wideband; m = 0				
		AGC[1:0] = 00	-	92	-	mV
		AGC[1:0] = 01	-	126	-	mV
		AGC[1:0] = 10	-	168	-	mV
		AGC[1:0] = 11	-	210	-	mV

Table 1: Quick reference data ...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$\alpha_{26dB}$	sensitivity	$f = 990 \text{ kHz}$	-	42	-	$\mu\text{V}$
IP3	3rd-order input intercept point	$\Delta f_{\text{undesired}} = 50 \text{ kHz}$	-	130	-	$\text{dB}\mu\text{V}$
		$\Delta f_{\text{undesired}} = 300 \text{ kHz}$	-	135	-	$\text{dB}\mu\text{V}$
IP2	2nd-order input intercept point		-	140	-	$\text{dB}\mu\text{V}$
<b>FM overall system parameters (based on 75 <math>\Omega</math> dummy aerial; <math>\Delta f = 22.5 \text{ kHz}</math>; de-emphasis is 50 <math>\mu\text{s}</math> in IF DSP; voltages in RMS value at input of dummy aerial); see Figure 9</b>						
$V_{i(\text{RF})(\text{IFAGC})}$	RF input voltage for start of IF AGC	first step	-	0.57	-	mV
		second step	-	1.1	-	mV
		third step	-	2.3	-	mV
$V_{i(\text{RF})(\text{RFAGC})}$	RF input voltage for start of wideband AGC	in-band	-	4.5	-	mV
		wideband				
		AGC[1:0] = 11	-	8	-	mV
		AGC[1:0] = 10	-	12	-	mV
		AGC[1:0] = 01	-	17	-	mV
		AGC[1:0] = 00	-	21	-	mV
$\alpha_{26dB}$	sensitivity	$f = 97 \text{ MHz}$	-	1.4	-	$\mu\text{V}$
IP3	3rd-order input intercept point	$\Delta f_{\text{undesired}} = 400 \text{ kHz}$	-	117	-	$\text{dB}\mu\text{V}$

## 4. Ordering information

Table 2: Ordering information

Type number	Package		
	Name	Description	Version
TEF6721HL	LQFP64	plastic low profile quad flat package; 64 leads; body 10 × 10 × 1.4 mm	SOT314-2

5. Block diagram




Fig 1. Block diagram of TEF6721HL

## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration for LQFP64

### 6.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
i.c.	1	internally connected for test purposes; leave open-circuit
V <sub>DDA1</sub>	2	analog supply voltage 1 (8.5 V) for IF AGC amplifier
AMIFIN	3	IF AGC amplifier AM input (10.7 MHz)
FMIFIN	4	IF AGC amplifier FM input (10.7 MHz)
IFDEC	5	IF AGC amplifier AM and FM decoupling
IFGND	6	IF AGC amplifier ground
IFAGCBIAS	7	bias voltage for IF AGC amplifier decoupling
i.c.	8	internally connected for test purposes; connect to ground
FMMIXOUT1	9	FM mixer IF output 1 (10.7 MHz)
AMMIXOUT1	10	AM mixer IF output 1 (10.7 MHz)

Table 3: Pin description ...continued

Symbol	Pin	Description
FMMIXOUT2	11	FM mixer IF output 2 (10.7 MHz)
AMMIXOUT2	12	AM mixer IF output 2 (10.7 MHz)
V <sub>DDA2</sub>	13	analog supply voltage 2 (8.5 V) for FM and AM RF
SWPORT1	14	software programmable port 1
AMMIXDEC	15	AM mixer decoupling
AMMIXIN	16	AM mixer input
VAMCAS	17	output for AM RF cascode AGC
VAMCASFB	18	feedback input for AM RF cascode AGC
IAMAGC	19	PIN diode drive current output of AM front-end AGC
TAFAMAGC	20	AF time constant of AM front-end AGC
TRFAMAGC	21	RF time constant of AM front-end AGC
VREFFMMIX	22	reference voltage for FM RF mixer
FMMIXIN1	23	FM mixer input 1
RFGND	24	RF ground
i.c.	25	internally connected; connect to ground
FMMIXIN2	26	FM mixer input 2
WBFLAG	27	buffered weather band flag output
IFMAGC	28	PIN diode drive current output of FM front-end AGC
AGCBUF	29	monitor current output of FM and AM front-end AGC
DAAOUT	30	output of Digital Auto Alignment (DAA) circuit for antenna tank circuit
KAGCADJ	31	adjustment for FM keyed AGC function; leave open-circuit
TFMAGC	32	time constant of FM front-end AGC
KAGC	33	level input for FM keyed AGC function from IF DSP
DAATD	34	temperature compensation diode of DAA circuit for antenna tank circuit
DAAIN	35	input of DAA circuit for antenna tank circuit
VTUNE	36	VCO tuning voltage
CPOUT	37	charge pump output
V <sub>DDA3</sub>	38	analog supply voltage 3 (8.5 V) for tuning PLL
DGND	39	digital ground
V <sub>DDD</sub>	40	digital supply voltage (5 V)
VCOGND	41	VCO ground
OSCFDB	42	VCO feedback input
OSCTNK	43	VCO tank circuit
V <sub>DDA4</sub>	44	analog supply voltage 4 (8.5 V) for VCO
ADDRSEL	45	hardware address select for I <sup>2</sup> C-bus
BUSENABLE	46	enable input for I <sup>2</sup> C-bus
AFSAMPLE	47	AF sample flag output for IF DSP
AFHOLD	48	AF hold flag output for IF DSP
SDA	49	I <sup>2</sup> C-bus Serial Data (SDA) line input and output

Table 3: Pin description ...continued

Symbol	Pin	Description
SCL	50	I <sup>2</sup> C-bus Serial Clock (SCL) line input
IFAGCLSB	51	Least Significant Bit (LSB) input for IF AGC amplifier gain setting from IF DSP
IFAGCMSB	52	Most Significant Bit (MSB) input for IF AGC amplifier gain setting from IF DSP
SWPORT2	53	software programmable port 2
V <sub>DDA5</sub>	54	analog supply voltage 5 (8.5 V) for on-chip power supply
GND	55	ground
V <sub>DDA6</sub>	56	analog supply voltage 6 (5 V) for on-chip power supply
XTAL1	57	crystal oscillator 1
XTAL2	58	crystal oscillator 2
XTALGND	59	crystal oscillator ground
VDAC	60	Digital-to-Analog Converter (DAC) output voltage for crystal oscillator frequency pulling
IREF	61	reference current for power supply
i.c.	62	internally connected; connect to ground
IFOUT1	63	IF AGC amplifier output 1
IFOUT2	64	IF AGC amplifier output 2

## 7. Functional description

### 7.1 FM in-phase/quadrature-phase mixer

The FM quadrature mixer converts FM RF (64 MHz to 108 MHz and 162.4 MHz to 162.55 MHz) to an IF of 10.7 MHz. It provides inherent image rejection and high dynamic range. The image rejection can be switched from low injection Local Oscillator (LO) to high injection LO via the I<sup>2</sup>C-bus. The mixer conversion gain can be increased by 6 dB via the I<sup>2</sup>C-bus. In this case the threshold of the FM keyed AGC has to be lowered by 6 dB to prevent the mixer from being overloaded.

### 7.2 Buffer output for weather band flag

The buffer output (pin WBFLAG) is HIGH for weather band mode.

### 7.3 VCO

The varactor tuned LC oscillator provides the local oscillator signal for both FM and AM mixers. It has a frequency range from 159.9 MHz to 248.2 MHz.

### 7.4 Crystal oscillator

The crystal oscillator provides a 20.5 MHz signal that is used for:

- Reference frequency for frequency synthesizer PLL
- Timing signal for the Radio Data System (RDS) update algorithm.



## 7.5 PLL

The fast synthesizer PLL tuning system with local control is used for inaudible AF updating, combining fast PLL jumps with low reference frequency breakthrough.

It is capable of tuning the following FM and AM bands:

- US FM and US IBOC DAB from 87.9 MHz to 107.9 MHz
- US weather FM from 162.4 MHz to 162.55 MHz
- Europe FM from 87.5 MHz to 108 MHz
- Japan FM from 76 MHz to 91 MHz
- East Europe FM from 64 MHz to 74 MHz
- LW from 144 kHz to 288 kHz
- MW from 522 kHz to 1710 kHz (US AM band)
- SW from 5.73 MHz to 9.99 MHz (including the 31 m, 41 m and 49 m bands).

## 7.6 DAA

To reduce the number of manual alignments in production, the following I<sup>2</sup>C-bus controlled Digital Auto Alignment (DAA) functions are included:

- FM RF DAA
  - 7-bit DAC to control the conversion of the VCO tuning voltage to FM antenna tank tuning voltage
  - For cost reduction the diode at pin DAATD can be omitted from this application. In this case, pin DAATD must be connected to ground, which reduces the available alignment range (see [Figure 9](#))
- Crystal frequency and general purpose DAA
  - 5-bit DAC for adjustment of the crystal oscillator frequency to align the actual IF frequency to the center frequency of IF selectivity inside the IF DSP. If the IF DSP can be aligned to the actual IF frequency, this DAA output can be used as general purpose DAC. [Figure 3](#) shows the application of the crystal oscillator with frequency pulling.




Fig 3. Crystal oscillator with frequency pulling

### 7.7 FM keyed AGC

The AGC detects at the FM mixer input and the IF AGC amplifier input. The AGC threshold for the FM mixer input is programmable via the I<sup>2</sup>C-bus. When the threshold is exceeded, the AGC sources a current to an external PIN diode circuit, keeping the RF signal level at the FM mixer input constant.

The keyed function shifts the threshold of the AGC if the in-band signal is small. This reduces desensitization by other strong transmitters. The amount of threshold shift is limited to 10 dB. The keyed function can be activated via the I<sup>2</sup>C-bus and is controlled by in-band level information delivered from IF DSP via pin KAGC.

The AGC can be activated via the I<sup>2</sup>C-bus to source a fixed current as a local function for search tuning. In AM mode the AGC can be activated to source a constant 10 mA current into the FM PIN diode.

### 7.8 AM mixer




Fig 4. Separate IF paths for AM and FM mode

The AM mixer has a high dynamic range and converts AM RF to an IF frequency of 10.7 MHz.

The outputs of the AM and FM mixers can be separated to allow the use of different IF filters for AM and FM modes. Figure 4 shows this optional application. By adding the resistor R1 between pins AMIFIN and IFAGCBIAS the input impedance of the IF AGC amplifier is matched to the AM IF filter output impedance.

The input impedance of the AM IF filter is matched to 330 Ω with R2 and R3.

### 7.9 AM RF AGC

The AM wideband AGC in front of the AM mixer is realized first by a cascoded NPN transistor, which controls the transconductance of the RF amplifier JFET with 10 dB of AGC range. Second, an AM PIN diode stage with 30 dB of AGC range is available. The

minimum JFET drain source voltage is controlled by a Direct Current (DC) feedback loop (pin VAMCASFB) in order to limit the cascode AGC range to 10 dB. If the cascode AGC is not required, a simple RF AGC loop is possible by using only a PIN diode. In some conditions, noise behavior will increase. In this case pins VAMCAS and VAMCASFB have to be left open-circuit. In FM mode, the cascode switches off the JFET bias current to reduce the total power consumption.

The AGC detection points for AM RF AGC are at the AM mixer input (threshold programmable via the I<sup>2</sup>C-bus) and the AM and FM IF AGC amplifier input (fixed threshold).

In FM mode the AM AGC can be activated via the I<sup>2</sup>C-bus to sink a constant current of 1 mA from the PIN diode.

### 7.10 FM/AM RF AGC buffer

This output current can be used to reduce the gain of active antennas before start of RF AGC.

The output (open-collector) sinks a current which in AM mode is proportional to the voltage at pin TRFAMAGC and in FM mode proportional to the RF level detector voltage (pin TFMAGC) inside the FM AGC.

## 8. I<sup>2</sup>C-bus protocol

### 8.1 I<sup>2</sup>C-bus specification

SDA and SCL HIGH and LOW levels are specified according to a 3.3 V I<sup>2</sup>C-bus. The bus pins tolerate also thresholds of a 5 V bus.

The standard I<sup>2</sup>C-bus specification is expanded by the following definitions.

IC addresses:

- 1st IC address C2h: 1100001 R/ $\overline{W}$
- 2nd IC address C0h: 1100000 R/ $\overline{W}$
- 3rd IC address C4h: 1100010 R/ $\overline{W}$ .

Structure of the I<sup>2</sup>C-bus logic: slave transceiver with auto increment.

Subaddresses are not used.

The second I<sup>2</sup>C-bus address can be selected by connecting pin ADDRSEL via a 120 k $\Omega$  resistor to ground. The third I<sup>2</sup>C-bus address can be selected by connecting pin ADDRSEL via a 33 k $\Omega$  resistor to ground.

The maximum bit rate for this device is 100 kbit/s.

The I<sup>2</sup>C-bus interface is extended with an enable input (pin BUSENABLE). If pin BUSENABLE is HIGH the communication with the device is active; if pin BUSENABLE is LOW the signals on the I<sup>2</sup>C-bus are ignored so that higher bit rates (> 100 kbit/s) can be used to communicate with other devices on the same I<sup>2</sup>C-bus. The enable signal must not change while bus communication takes place.

**No default settings at power-on reset.** I<sup>2</sup>C-bus transmission is required to program the IC.

### 8.1.1 Data transfer

Data sequence: address, byte 0, byte 1, byte 2, byte 3, byte 4 and byte 5.

The data transfer has to be in this order. The LSB of the address being logic 0 indicates a write operation.

Bit 7 of each byte is considered the MSB and has to be transferred as the first bit of the byte.

The data becomes valid at the output of the internal latches with the acknowledge of each byte. A STOP condition after any byte can shorten transmission times.

When writing to the transceiver by using the STOP condition before completion of the whole transfer:

- The remaining bytes will contain the old information
- If the transfer of a byte is not completed, this byte is lost and the previous information is available.

### 8.1.2 Frequency setting

For new frequency setting, in both AM and FM mode, the programmable divider is enabled by setting bit PRESET to logic 1. To select a frequency, two I<sup>2</sup>C-bus transmissions are necessary:

- First: bit PRESET = 1
- Second: bit PRESET = 0.

### 8.1.3 Restriction of the I<sup>2</sup>C-bus characteristic

At -40 °C the start of the acknowledge bit after transmitting the slave address exceeds the general requirement of  $t_{HD;DAT} < 3.45 \mu s$ . The start of acknowledge is  $t_{ST;ACK} < 4.1 \mu s$  over the full temperature range from -40 °C to +85 °C. This will not influence the overall system performance, because the required set-up time  $t_{SU;DAT} > 250 ns$  is fulfilled at any condition.

## 8.2 I<sup>2</sup>C-bus protocol

### 8.2.1 Data transfer mode and IC address




Fig 5. Write mode




Fig 6. Read mode

Table 4: Description of I<sup>2</sup>C-bus format

Code	Description
S	START condition
Slave address W	see <a href="#">Table 5</a>
Slave address R	see <a href="#">Table 5</a>
ACK-s	acknowledge generated by the slave
ACK-m	acknowledge generated by the master
NA	not acknowledge generated by the master
Data	data byte
P	STOP condition

Table 5: IC address byte

Address	IC address <sup>[1]</sup>							Mode <sup>[2]</sup>
1	1	1	0	0	0	0	1	R/ $\bar{W}$
2	1	1	0	0	0	0	0	R/ $\bar{W}$
3	1	1	0	0	0	1	0	R/ $\bar{W}$

[1] Pin ADDRSEL left open-circuit activates first IC address; R<sub>ext</sub> = 120 kΩ at pin ADDRSEL to ground activates second IC address; R<sub>ext</sub> = 33 kΩ at pin ADDRSEL to ground activates third IC address.

[2] Read or write bit:  
 0 = write operation to TEF6721HL  
 1 = read operation from TEF6721HL.

### 8.2.2 Write mode: data byte 0

Table 6: Format of data byte 0

7	6	5	4	3	2	1	0
AF	PLL14	PLL13	PLL12	PLL11	PLL10	PLL9	PLL8

Table 7: Description of data byte 0 bits

Bit	Symbol	Description
7	AF	<b>Alternative frequency.</b> If AF = 0, then normal operation. If AF = 1, then AF (RDS) update mode.
6 to 0	PLL[14:8]	<b>Setting of programmable counter of synthesizer PLL.</b> Upper byte of PLL divider word.

### 8.2.3 Write mode: data byte 1

Table 8: Format of data byte 1

7	6	5	4	3	2	1	0
PLL7	PLL6	PLL5	PLL4	PLL3	PLL2	PLL1	PLL0

Table 9: Description of data byte 1 bits

Bit	Symbol	Description
7 to 0	PLL[7:0]	<b>Setting of programmable counter of synthesizer PLL.</b> Lower byte of PLL divider word.

### 8.2.4 Write mode: data byte 2

Table 10: Format of data byte 2

7	6	5	4	3	2	1	0
PRESET	DAA6	DAA5	DAA4	DAA3	DAA2	DAA1	DAA0

Table 11: Description of data byte 2 bits

Bit	Symbol	Description
7	PRESET	<b>Preset.</b> If PRESET = 0, then programmable divider and antenna DAA locked. If PRESET = 1, then writing to programmable divider and antenna DAA enabled.
6 to 0	DAA[6:0]	<b>Setting of antenna digital auto alignment.</b>

### 8.2.5 Write mode: data byte 3

Table 12: Format of data byte 3

7	6	5	4	3	2	1	0
-	FREF2	FREF1	FREF0	-	BND1	BND0	AMFM

Table 13: Description of data byte 3 bits

Bit	Symbol	Description
7	-	This bit is not used and should be set to logic 0.
6 to 4	FREF[2:0]	<b>Reference frequency for synthesizer.</b> These 3 bits determine the reference frequency, see <a href="#">Table 14</a> .
3	-	This bit is not used and should be set to logic 0.
2 and 1	BND[1:0]	<b>Band switch.</b> These 2 bits select the frequency in AM and FM mode, see <a href="#">Table 15</a> and <a href="#">Table 16</a> .
0	AMFM	<b>AM or FM switch.</b> If AMFM = 0, then FM mode. If AMFM = 1, then AM mode.

Table 14: Reference frequency setting

FREF2	FREF1	FREF0	f <sub>ref</sub> (kHz)
0	0	0	100
1	0	0	50
0	1	0	25
1	1	0	20
0	0	1	10
1	0	1	10
0	1	1	10
1	1	1	10

Table 15: FM band selection bits

BND1	BND0	Frequency band	VCO divider	Charge pump current
0	0	FM standard	2	130 $\mu$ A + 3 mA
0	1	FM Japan	3	130 $\mu$ A + 3 mA
1	0	FM East Europe	3	1 mA
1	1	FM weather	1	300 $\mu$ A

Table 16: AM band selection bits [1]

BND1	BND0	Frequency band	VCO divider	Charge pump current
0	X	AM SW	10	1 mA
1	X	AM LW/MW	20	1 mA

[1] X = don't care.

## 8.2.6 Write mode: data byte 4

Table 17: Format of data byte 4

7	6	5	4	3	2	1	0
KAGC	AGC1	AGC0	LODX	FMINJ	-	AGCSW	MIXGAIN

Table 18: Description of data byte 4 bits

Bit	Symbol	Description
7	KAGC	<b>Keyed FM AGC.</b> If KAGC = 0, then keyed FM AGC is off. If KAGC = 1, then keyed FM AGC is on.
6 and 5	AGC[1:0]	<b>Wideband AGC.</b> These 2 bits set the start value of wideband AGC. For AM, see <a href="#">Table 19</a> and for FM, see <a href="#">Table 20</a> .
4	LODX	<b>Local or distance.</b> If LODX = 0, then distance mode is on. If LODX = 1, then local mode is on.
3	FMINJ	<b>FM mixer image rejection.</b> If FMINJ = 0, then low injection. If FMINJ = 1, then high injection.
2	-	This bit is not used and should be set to logic 0.
1	AGCSW	<b>AGC switch.</b> If AGCSW = 0, then AM AGC in FM mode and FM AGC in AM mode is off. If AGCSW = 1, then AM AGC PIN diode drive is active in FM mode and FM AGC PIN diode drive is active in AM mode.
0	MIXGAIN	<b>FM mixer gain.</b> If MIXGAIN = 0, then the FM mixer gain is nominal. If MIXGAIN = 1, then the FM mixer gain is +6 dB.

Table 19: Setting of wideband AGC for AM ( $m = 0.3$ )

AGC1	AGC0	AM mixer input voltage (peak value) (mV)
0	0	275
0	1	375
1	0	500
1	1	625

Table 20: Setting of wideband AGC for FM

AGC1	AGC0	FM RF mixer input voltage (RMS value) (mV)
1	1	8
1	0	12
0	1	16
0	0	20

### 8.2.7 Write mode: data byte 5

Table 21: Format of data byte 5

7	6	5	4	3	2	1	0
SWPORT2	SWPORT1	-	DAC4	DAC3	DAC2	DAC1	DAC0

Table 22: Description of data byte 5 bits

Bit	Symbol	Description
7	SWPORT2	<b>Software programmable port 2.</b> If SWPORT2 = 0, then pin SWPORT2 is inactive (high-impedance). If SWPORT2 = 1, then pin SWPORT2 is active (pull down to ground).
6	SWPORT1	<b>Software programmable port 1.</b> If SWPORT1 = 0, then pin SWPORT1 is inactive (high-impedance). If SWPORT1 = 1, then pin SWPORT1 is active (pull down to ground).
5	-	This bit is not used and should be set to logic 0.
4 to 0	DAC[4:0]	<b>Setting of crystal frequency DAA.</b> These 5 bits determine the crystal frequency alignment output voltage.

### 8.2.8 Read mode: data byte 0

Table 23: Format of first data byte

7	6	5	4	3	2	1	0
ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

Table 24: Description of data byte 0 bits

Bit	Symbol	Description
7 to 0	ID[7:0]	<b>Chip ID.</b> These bits contain a constant value (0010 0001 = 21h) for chip identification purposes.

## 9. Internal circuitry

Table 25: Equivalent pin circuits

Symbol	Pin	Equivalent circuit
i.c.	1	
V <sub>DDA1</sub>	2	



Table 25: Equivalent pin circuits ...continued

Symbol	Pin	Equivalent circuit
AMIFIN	3	<p style="text-align: right;"><i>mdb417</i></p>
FMIFIN	4	
IFDEC	5	
IFAGCBIAS	7	
IFGND	6	
i.c.	8	<p style="text-align: right;"><i>mdb418</i></p>
FMMIXOUT1	9	
FMMIXOUT2	11	
AMMIXOUT1	10	<p style="text-align: right;"><i>mdb419</i></p>
AMMIXOUT2	12	
V <sub>D</sub> DA2	13	<p style="text-align: right;"><i>mdb420</i></p>
SWPORT1	14	
AMMIXDEC	15	<p style="text-align: right;"><i>mdb421</i></p>
AMMIXIN	16	

Table 25: Equivalent pin circuits ...continued







Symbol	Pin	Equivalent circuit
VAMCAS	17	 <p style="text-align: right;"><i>mdb422</i></p>
VAMCASFB	18	 <p style="text-align: right;"><i>mdb423</i></p>
IAMAGC	19	 <p style="text-align: right;"><i>mdb424</i></p>
TAFAMAGC	20	 <p style="text-align: right;"><i>mdb425</i></p>
TRFAMAGC	21	 <p style="text-align: right;"><i>mdb426</i></p>
VREFFMMIX	22	 <p style="text-align: right;"><i>mdb427</i></p>

Table 25: Equivalent pin circuits ...continued






Symbol	Pin	Equivalent circuit
FMMIXIN1	23	 <p style="text-align: right;"><i>mdb428</i></p>
FMMIXIN2	26	
RFGND	24	
i.c.	25	
WBFLAG	27	 <p style="text-align: right;"><i>mdb429</i></p>
IFMAGC	28	 <p style="text-align: right;"><i>mdb430</i></p>
AGCBUF	29	 <p style="text-align: right;"><i>mdb431</i></p>
DAAOUT	30	 <p style="text-align: right;"><i>mdb432</i></p>


Table 25: Equivalent pin circuits ...continued

Symbol	Pin	Equivalent circuit
KAGCADJ	31	<p style="text-align: center;">mdb433</p>
TFMAGC	32	<p style="text-align: center;">mdb434</p>
KAGC	33	<p style="text-align: center;">mdb435</p>
DAATD	34	<p style="text-align: center;">mdb436</p>
DAAIN	35	<p style="text-align: center;">mdb437</p>

Table 25: Equivalent pin circuits ...continued


Symbol	Pin	Equivalent circuit
--------	-----	--------------------

VTUNE 36



mdb438

CPOUT 37



mdb439

V<sub>DDA3</sub> 38


DGND 39

V<sub>DDD</sub> 40

VCOGND 41

OSCFDB 42


OSCTNK 43



mdb440

V<sub>DDA4</sub> 44

ADDRSEL 45



mdb441

Table 25: Equivalent pin circuits ...continued








Symbol	Pin	Equivalent circuit
BUSENABLE	46	 <p>mdb442</p>
AFSAMPLE	47	 <p>mdb443</p>
AFHOLD	48	 <p>mdb444</p>
SDA	49	 <p>mdb446</p>
SCL	50	 <p>mdb445</p>
IFAGCLSB	51	 <p>mdb447</p>
IFAGCMSB	52	
SWPORT2	53	 <p>mdb448</p>
V <sub>DDA5</sub>	54	

Table 25: Equivalent pin circuits ...continued

Symbol	Pin	Equivalent circuit
GND	55	
V <sub>DDA6</sub>	56	
XTAL1	57	
XTAL2	58	
XTALGND	59	<p style="text-align: right;"><i>mdb449</i></p>
VDAC	60	<p style="text-align: right;"><i>mdb450</i></p>
IREF	61	<p style="text-align: right;"><i>mhc560</i></p>
i.c.	62	
IFOUT1	63	
IFOUT2	64	<p style="text-align: right;"><i>mdb451</i></p>

## 10. Limiting values

**Table 26: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DDA1</sub>	analog supply voltage 1 for IF AGC amplifier		[1] -0.3	+10	V
V <sub>DDA2</sub>	analog supply voltage 2 for FM and AM RF		[1] -0.3	+10	V
V <sub>DDA3</sub>	analog supply voltage 3 for tuning PLL		[1] -0.3	+10	V
V <sub>DDA4</sub>	analog supply voltage 4 for VCO		[1] -0.3	+10	V
V <sub>DDA5</sub>	analog supply voltage 5 for on-chip power supply		[1] -0.3	+10	V
V <sub>DDA6</sub>	analog supply voltage 6 for on-chip power supply		-0.3	+6.5	V
V <sub>DDD</sub>	digital supply voltage		-0.3	+6.5	V
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>esd</sub>	electrostatic discharge voltage		[2] -200	+200	V
			[3] -2000	+2000	V

[1] To avoid damages and wrong operation it is necessary to keep all 8.5 V supply voltages at a higher level than any 5 V supply voltage. This is also necessary during power-on and power-down sequences. Precautions have to be provided in such a way that interferences can not pull down the 8.5 V supply below the 5 V supply.

[2] Machine model (R = 0 Ω, C = 200 pF).

[3] Human body model (R = 1.5 kΩ, C = 100 pF).

## 11. Thermal characteristics

**Table 27: Thermal characteristics**

Symbol	Parameter	Conditions	Typ	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	58	K/W

## 12. Static characteristics

**Table 28: Static characteristics**

V<sub>DDA1</sub> = V<sub>DDA2</sub> = V<sub>DDA3</sub> = V<sub>DDA4</sub> = V<sub>DD5</sub> = 8.5 V; V<sub>DDA6</sub> = 5 V; V<sub>DDD</sub> = 5 V; T<sub>amb</sub> = 25 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply voltage</b>						
V <sub>DDA(n)</sub>	analog supply voltages 1 to 5		8	8.5	9	V
V <sub>DDA6</sub>	analog supply voltage 6		4.75	5	5.25	V
V <sub>DDD</sub>	digital supply voltage		4.75	5	5.25	V
<b>Supply current in FM mode</b>						
I <sub>DDA1</sub>	analog supply current 1 for AM and FM IF AGC amplifier		-	20.5	-	mA
I <sub>DDA2</sub>	analog supply current 2 for RF		-	5.5	-	mA
I <sub>DDA3</sub>	analog supply current 3 for tuning PLL		-	4.3	-	mA
I <sub>DDA4</sub>	analog supply current 4 for VCO		5.2	6.5	7.8	mA



**Table 28: Static characteristics ...continued**

$V_{DDA1} = V_{DDA2} = V_{DDA3} = V_{DDA4} = V_{DD5} = 8.5\text{ V}$ ;  $V_{DDA6} = 5\text{ V}$ ;  $V_{DDD} = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DDA5}$	analog supply current 5 for on-chip power supply		-	7.8	-	mA
$I_{DDA(n)}$	sum of analog supply currents 1 to 5	Japan band	35	44	55	mA
$I_{DDA6}$	analog supply current 6 for on-chip power supply	Europe/US band	2.0	3.0	4.1	mA
		Japan/East Europe band	2.2	3.2	4.3	mA
$I_{DDD}$	digital supply current	Europe/US band	-	23	-	mA
		Japan/East Europe band	23	30	39	mA
$I_{FMMIXOUT1}$	bias current of FM mixer output 1		4.8	6	7.2	mA
$I_{FMMIXOUT2}$	bias current of FM mixer output 2		4.8	6	7.2	mA
<b>Supply current in AM mode</b>						
$I_{DDA1}$	analog supply current 1 for AM and FM IF AGC amplifier		-	19.5	-	$\mu\text{A}$
$I_{DDA2}$	analog supply current 2 for RF		-	2	-	mA
$I_{DDA3}$	analog supply current 3 for tuning PLL		1.7	2.5	3.5	mA
$I_{DDA4}$	analog supply current 4 for VCO		5	6.5	8	mA
$I_{DDA5}$	analog supply current 5 for on-chip power supply		-	7.5	-	mA
$I_{DDA(n)}$	sum of analog supply currents 1 to 5		28	38	48	mA
$I_{DDA6}$	analog supply current 6 for on-chip power supply		10	14	18	mA
$I_{DDD}$	digital supply current		17	23	30	mA
$I_{AMMIXOUT1}$	bias current of AM mixer output 1		4.8	6	7.2	mA
$I_{AMMIXOUT2}$	bias current of AM mixer output 2		4.8	6	7.2	mA
<b>On-chip power supply reference current generator: pin IREF</b>						
$V_{o(\text{ref})}$	output reference voltage		4	4.25	4.5	V
$R_o$	output resistance		-	10	-	k $\Omega$
$I_{o(\text{source})(\text{max})}$	maximum output source current		-100	-	+100	nA

### 13. Dynamic characteristics

**Table 29: Dynamic characteristics**

$V_{FMMIXOUT1} = V_{AMMIXOUT1} = V_{FMMIXOUT2} = V_{AMMIXOUT2} = V_{DDA1} = V_{DDA2} = V_{DDA3} = V_{DDA4} = V_{DDA5} = 8.5$  V;  $V_{DDA6} = 5$  V;  $V_{DDD} = 5$  V;  $T_{amb} = 25$  °C; see [Figure 9](#); all AC values are given in RMS; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Voltage controlled oscillator</b>						
$f_{osc}$	oscillator frequency		159.9	-	248.2	MHz
C/N	carrier-to-noise ratio	$f_{osc} = 200$ MHz; $\Delta f = 10$ kHz; B = 1 Hz	-	97	-	dBc
RR	ripple rejection $\frac{\Delta f_{osc}}{f_{osc}}$	$f_{ripple} = 100$ Hz; $V_{DDA4(ripple)} = 100$ mV; $f_{osc} = 200$ MHz	92	99	-	dB
<b>Crystal oscillator</b>						
$f_{xtal}$	crystal frequency		-	20.5	-	MHz
C/N	carrier-to-noise ratio	$f_{xtal} = 20.5$ MHz; $\Delta f = 10$ kHz	-	112	-	$\frac{dBc}{\sqrt{Hz}}$
Circuit inputs: pins XTAL1, XTAL2 and XTALGND <a href="#">[1]</a>						
$V_{o(xtal)}$	crystal oscillator output voltage	single tuner or master tuner; measured between pins XTAL1 and XTALGND or between pins XTAL2 and XTALGND; see <a href="#">Figure 10</a>	100	-	250	mV
$V_{XTAL1}, V_{XTAL2}$	DC bias voltage		1.7	2.1	2.5	V
$R_i$	real part of input impedance	$V_{XTAL1} - V_{XTAL2} = 1$ mV	-250	-	-	$\Omega$
$C_i$	input capacitance		8	10	12	pF
$V_{i(xtal)}$	crystal oscillator input voltage	slave tuner; minimum required input voltage between pins XTAL1 and XTALGND or between pins XTAL2 and XTALGND; see <a href="#">Figure 10</a>	-	-	50	mV
<b>Synthesizer</b>						
$f_{AM(ant)}$	AM input frequency	LW	0.144	-	0.288	MHz
		MW	0.522	-	1.710	MHz
		SW	5.73	-	9.99	MHz
$f_{FM(ant)}$	FM input frequency		64	-	108	MHz
$f_{FM(WB)(ant)}$	FM weather band input frequency		162.4	-	162.55	MHz
<b>Programmable divider</b>						
$N_{prog}$	programmable divider ratio		512	-	32767	
$\Delta N_{step}$	programmable divider step size		-	1	-	