

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# **INTEGRATED CIRCUITS**

# DATA SHEET



# **TEF6892H**Car radio integrated signal processor

**Product specification** 

2003 Oct 21





# Car radio integrated signal processor

# **TEF6892H**

			D. J. J. A. DDO OTATUO
CONTEN	IIS	11.1.4	Data byte 4; RDS STATUS
1	FEATURES	11.1.5 11.1.6	Data byte 5; RDS LDATM
		11.1.6	Data byte 6; RDS LDATL Data byte 7; RDS PDATM
1.1	General	11.1.7	Data byte 8; RDS PDATL
1.2	I <sup>2</sup> C-bus	11.1.0	Data byte 9; RDS COUNT
1.3	Stereo decoder	11.1.9	Data byte 10; RDS PBIN
1.4	Noise blanking	11.1.10	Write mode
1.5	Weak signal processing	11.2.1	Subaddress 0H; RDS SET A
1.6	RDS demodulator and decoder	11.2.1	Subaddress 1H; RDS SET A
1.7	Tone/volume part	11.2.2	Subaddress 2H; RDSCLK
2	GENERAL DESCRIPTION	11.2.3	Subaddress 3H; RDS CONTROL
3	ORDERING INFORMATION	11.2.4	Subaddress 4H; CONTROL
4	QUICK REFERENCE DATA	11.2.6	Subaddress 5H; CSALIGN
		11.2.7	Subaddress 6H; MULTIPATH
5	BLOCK DIAGRAM	11.2.8	Subaddress 7H; SNC
6	PINNING	11.2.9	Subaddress 8H; HIGHCUT
7	FUNCTIONAL DESCRIPTION	11.2.10	Subaddress 9H; SOFTMUTE
7.1	Stereo decoder	11.2.11	Subaddress AH; RADIO
7.1 7.2	FM and AM noise blanker	11.2.12	Subaddress BH; INPUT and ASI
7.2 7.3	High cut control and de-emphasis	11.2.13	Subaddress CH; LOUDNESS
7.3 7.4	Noise detector	11.2.14	Subaddress DH; VOLUME
7.4 7.4.1	FM noise detector	11.2.15	Subaddress EH; TREBLE
7.4.1 7.4.2	AM noise detector	11.2.16	Subaddress FH; BASS
7.4.2 7.5	Multipath/weak signal processing	11.2.17	Subaddress 10H; FADER
7.5 7.6	Tone/volume control	11.2.18	Subaddress 11H; BALANCE
7.6.1	Input selector	11.2.19	Subaddress 12H; MIX
7.6.2	Loudness	11.2.20	Subaddress 13H; BEEP
7.6.3	Volume/balance	11.2.21	Subaddress 1FH; AUTOGATE
7.6.4	Treble	12	TEST AND APPLICATION INFORMATION
7.6.5	Bass	13	PACKAGE OUTLINE
7.6.6	Fader/mute	14	SOLDERING
7.6.7	Beep generator and NAV input with output		
7.7	mixer RDS demodulator and decoder	14.1	Introduction to soldering surface mount
7.7 7.7.1	RDS demodulator	14.2	packages  Reflow coldering
7.7.1 7.7.2	RDS decoder	14.2	Reflow soldering Wave soldering
		14.3	Manual soldering
8	LIMITING VALUES	14.5	Suitability of surface mount IC packages for
9	THERMAL CHARACTERISTICS	14.5	wave and reflow soldering methods
10	CHARACTERISTICS	15	DATA SHEET STATUS
11	I <sup>2</sup> C-BUS PROTOCOL	16	DEFINITIONS
11.1	Read mode	17	DISCLAIMERS
11.1.1	Data byte 1; STATUS	18	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS
11.1.2 11.1.3	Data byte 2; LEVEL Data byte 3; USN and WAM	=	
11.1.0	Data byte o, ook and water		

### Car radio integrated signal processor

### **TEF6892H**

### 1 FEATURES

### 1.1 General

- · High integration
- No external components except coupling capacitors for signal inputs and outputs
- QFP44 package with small Printed-Circuit Board (PCB) footprint.

### 1.2 I<sup>2</sup>C-bus

- Fast mode 400 kHz I<sup>2</sup>C-bus, interfaces to logic levels ranging from 2.5 to 5 V
- Gated I<sup>2</sup>C-bus loop through to tuner IC
  - Eases PCB layout (crosstalk)
  - Allows mix of 400 kHz and 100 kHz busses
  - Low bus load reduces crosstalk
  - Buffered I/O circuit
  - Supply voltage shift between both buses allowed.
- Shortgate function offers easy control with automatic gating of a single transmission; suited for TEA684x
- Autogate function offers transparent microcontroller control with automatic on/off gating (programmable address).

### 1.3 Stereo decoder

- FM stereo decoder with high immunity to birdy noise and excellent pilot cancellation
- Integrated IF roll-off correction controlled via I2C-bus
- De-emphasis selectable between 75 and 50  $\mu s$  via I<sup>2</sup>C-bus.

### 1.4 Noise blanking

- New fully integrated AM noise blanker with excellent performance
- Fully integrated FM noise blanker with superior performance.



### 1.5 Weak signal processing

- FM weak signal processing with detectors for RF level, Ultrasonic Noise (USN) and Wideband AM (WAM) information
- AM weak signal processing with detectors for level information
- AM processing with soft mute and High Cut Control (HCC)
- FM processing with soft mute, stereo blend and HCC
- Setting of the sensitivity of the detectors and start and slope of the control functions via I<sup>2</sup>C-bus
- · Weather band de-emphasis
- Level, USN and WAM read-out via I<sup>2</sup>C-bus (signal quality detectors)
- Full support of tuner AF update functions with TEA684x tuner ICs, FM audio processing holds the detectors for the FM weak signal processing in their present state during RDS updating.

### 1.6 RDS demodulator and decoder

- RDS/RBDS demodulator uses TEA684x reference frequency, no external crystal necessary
- RDS/RBDS decoder with memory for two RDS data blocks provides block synchronization, error correction and flywheel function; block data and status information are available via the I<sup>2</sup>C-bus.

# Car radio integrated signal processor

**TEF6892H** 

### 1.7 Tone/volume part

- Input selector for four inputs:
  - Two external stereo inputs (CD and TAPE)
  - One mono input (PHONE)
  - One internal stereo input (AM or FM).
- Integrated tone control and audio filters without external components
- Volume control from +20 to -79 dB in 1 dB steps; programmable 20 dB loudness control included
- Programmable loudness control with bass boost or as bass and treble boost
- Treble control from -14 to +14 dB in 2 dB steps
- Bass control from –14 to +14 dB in 2 dB steps with selectable characteristics
- Good undistorted performance for any step size, including mute
- Audio Step Interpolation (ASI) available for the following audio controls:
  - Mute
  - Loudness
  - Volume/balance
  - Bass
  - Fader.
- ASI also realizes Alternative Frequency (AF) mute for inaudible RDS update
- Integrated beep generator
- Navigation (NAV) input
- Output mixer circuit for beep or NAV signal at output stages.

### 2 GENERAL DESCRIPTION

The TEF6892H is a monolithic BiMOS integrated circuit comprising the stereo decoder function, weak signal processing and ignition noise blanking facility for AM and FM combined with input selector and tone/volume control for AM and FM car radio applications. The RDS/RBDS demodulator function and the RDS/RBDS decoder function are included. The device operates with a supply voltage of 8 to 9 V.

### 3 ORDERING INFORMATION

TYPE	PACKAGE				
NUMBER	NAME	DESCRIPTION	VERSION		
TEF6892H	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm); body $10 \times 10 \times 1.75$ mm	SOT307-2		

2003 Oct 21

# Car radio integrated signal processor


TEF6892H

### 4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		8.0	8.5	9.0	٧
I <sub>CC</sub>	supply current	normal mode	_	28	_	mA
		standby RDS; audio on	_	24	_	mA
		standby audio; RDS on	_	19	_	mA
		standby	_	15	_	mA
Stereo decode	r path					
$\alpha_{ t CS}$	channel separation	f <sub>FMMPX</sub> = 1 kHz	40	_	_	dB
S/N	signal-to-noise ratio	f <sub>FMMPX</sub> = 20 Hz to 15 kHz	75	_	_	dB
THD	total harmonic distortion	FM mode; f <sub>FMMPX</sub> = 1 kHz	_	_	0.3	%
Tone/volume o	ontrol				•	
V <sub>i(max)(rms)</sub>	maximum input voltage level at pins TAPEL, TAPER, CDL, CDR, CDCM, PHONE and PHCM (RMS value)	THD = 0.1%; $G_{vol} = -6 \text{ dB}$	2	_	_	V
$V_{i(NAV)(max)(rms)} \\$	maximum input voltage level at pin NAV (RMS value)	THD = 1%; f <sub>NAV</sub> = 1 kHz	0.3	_	_	V
THD	total harmonic distortion	TAPE and CD inputs; f <sub>audio</sub> = 20 Hz to 20 kHz; V <sub>i</sub> = 1 V (RMS)	_	0.01	0.1	%
G <sub>vol</sub>	volume/balance gain control	maximum setting	_	20	_	dB
		minimum setting	_	-59	-	dB
G <sub>step(vol)</sub>	step resolution gain (volume)		_	1	_	dB
G <sub>loudness</sub>	loudness gain control	f <sub>loudness(low)</sub> = 50 Hz; high boost on				
		maximum setting; 1 kHz tone	_	0	_	dB
		minimum setting; 1 kHz tone	_	-20	_	dB
G <sub>treble</sub>	treble gain control	maximum setting	_	14	_	dB
		minimum setting	_	-14	_	dB
G <sub>step(treble)</sub>	step resolution gain (treble)		_	2	_	dB
G <sub>bass</sub>	bass gain control	maximum setting; symmetrical boost	_	14	_	dB
		minimum setting; asymmetrical cut	_	-14	_	dB
G <sub>step(bass)</sub>	step resolution gain (bass)		_	2	_	dB

Product specification

Philips Semiconductors



# Car radio integrated signal processor

TEF6892H


### 6 PINNING

SYMBOL	PIN	DESCRIPTION
LEVEL	1	level detector input
RDSGND	2	RDS ground
SCLG	3	gated I <sup>2</sup> C-bus clock port
SDAG	4	gated I <sup>2</sup> C-bus data port
FMMPX	5	FM-MPX input for audio processing
MPXRDS	6	FM-MPX input for weak signal processing, noise blanker and RDS demodulator
AM	7	AM audio input
i.c.	8	internally connected
AFHOLD	9	FM weak signal processing hold input
AFSAMP	10	trigger signal input for quality measurement
FREF	11	reference frequency input 75.4 kHz
i.c.	12	internally connected
i.c.	13	internally connected
i.c.	14	internally connected
i.c.	15	internally connected
V <sub>CC</sub>	16	supply voltage
AGND	17	analog ground
CREF	18	reference voltage capacitor
i.c.	19	internally connected
CDR	20	CD right input
CDCM	21	CD common input
CDL	22	CD left input
TAPER	23	tape right input
TAPEL	24	tape left input
PHONE	25	phone input
PHCM	26	phone common input
LFOUT	27	left front output
RFOUT	28	right front output
LROUT	29	left rear output
RROUT	30	right rear output
i.c.	31	internally connected
NAV	32	audio input for navigation voice signal
i.c.	33	internally connected
i.c.	34	internally connected
i.c.	35	internally connected
i.c.	36	internally connected
RDQ	37	RDS/RBDS demodulator quality information output
RDDA	38	RDS/RBDS decoder data available or RDS/RBDS demodulator data output
RDCL	39	RDS/RBDS demodulator clock input or output
i.c.	40	internally connected

### Car radio integrated signal processor

**TEF6892H** 

SYMBOL	PIN	DESCRIPTION
DGND	41	digital ground
SDA	42	I <sup>2</sup> C-bus data input or output
SCL	43	I <sup>2</sup> C-bus clock input
ADDR	44	address select input



### 7 FUNCTIONAL DESCRIPTION

### 7.1 Stereo decoder

The FMMPX input is the input for the MPX signal from the tuner. The input gain can be selected in three settings to match the input to the RF front-end circuit. A fourth setting is used for weather band mode, which may require a gain of 23.5 dB.

A low-pass filter provides the necessary signal delay for FM noise blanking and suppression of high frequency interferences into the stereo decoder input. The output signal of this filter is fed to the roll-off correction circuit. This circuit compensates the frequency response caused by the low-pass characteristic of the tuner circuit with its IF filters. The roll-off correction circuit is adjustable in four

settings to compensate different frequency responses of the tuner part.

The MPX signal is decoded in the stereo decoder part. A PLL is used for the regeneration of the 38 kHz subcarrier. The fully integrated oscillator is adjusted by a digital auxiliary PLL into the capture range of the main PLL. The auxiliary PLL needs an external reference frequency (75.4 kHz) which is provided by the tuner ICs of the NICE family (TEA684x). The required 19 and 38 kHz signals are generated by division of the oscillator output signal in a logic circuit. The 19 kHz quadrature phase signal is fed to the 19 kHz phase detector, where it is compared with the incoming pilot tone. The DC output signal of the phase detector controls the oscillator (PLL).

### Car radio integrated signal processor

**TEF6892H** 

The pilot detector is driven by an internally generated in-phase 19 kHz signal. Its pilot dependent voltage activates the stereo indicator bit and sets the stereo decoder to stereo mode. The same voltage is used to control the amplitude of an anti-phase internally generated 19 kHz signal. In the pilot canceller, the pilot tone is compensated by this anti-phase 19 kHz signal.

The signal is then decoded in the decoder part. The side signal is demodulated and combined with the main signal to the left and right audio channels. A fine adjustment of the roll-off compensation is done by adjusting the gain of the L-R signal in 16 steps. A smooth mono to stereo takeover is achieved by controlling the efficiency of the matrix by the FMSNC signal from the weak signal processing block.

### 7.2 FM and AM noise blanker

The FM/AM switch selects the output signal of the stereo decoder (FM mode) or the signal from the AM input for the noise blanker block. In FM mode the noise blanker operates as a sample and hold circuit, while in AM mode it mutes the audio signal during the interference pulse. The blanking pulse which triggers the noise blanker is generated in the noise detector block.

### 7.3 High cut control and de-emphasis

The High Cut Control (HCC) part is a low-pass filter circuit with eight different static roll-off response curves. The cut-off frequencies of these filter curves can be selected by I<sup>2</sup>C-bus to match different application requirements. The HCC circuit also provides a dynamic control of the filter response. This function is controlled by the AMFMHCC signal from the weak signal processing.

The signal passes the de-emphasis block with two de-emphasis values (50 and 75  $\mu$ s), which can be selected via I<sup>2</sup>C-bus, and is fed to the input selector.

### 7.4 Noise detector

### 7.4.1 FM NOISE DETECTOR

The trigger signal for the FM noise detector is derived from the MPXRDS input signal and the LEVEL signal. In the MPXRDS path a four pole high-pass filter (100 kHz) separates the noise spikes from the wanted MPX signal. Another detector circuit triggers on noise spikes on the level voltage. The signals of both detectors are combined to achieve a reliable trigger signal for the noise blanker. AGC circuits in the detector part control the gain depending on the average noise in the signals to prevent false triggering. The sensitivity of the triggering from the

MPXRDS signal can be adjusted in four steps, the triggering from the LEVEL signal in three steps.

### 7.4.2 AM NOISE DETECTOR

The trigger pulse for the AM noise blanker is derived from the AM audio signal. The noise spikes are detected by a slew rate detector, which detects excessive slew rates which do not occur in normal audio signals. The sensitivity of the AM noise blanker can be adjusted in four steps.

### 7.5 Multipath/weak signal processing

The multipath (MPH)/weak signal processing block detects quality degradations in the incoming FM signal and controls the processing of the audio signal accordingly. There are three different quality criteria:

- The average value of the level voltage
- The AM components on the level voltage [Wideband AM (WAM)]
- The high frequency components in the MPX signal [Ultrasonic Noise (USN)].

The level voltage is converted to a digital value by an 8-bit analog-to-digital converter. A digital filter circuit (WAM filter) derives the wideband AM components from the level signal. The high frequency components in the MPX signals are measured with an analog-to-digital converter (USN ADC) at the output of the 100 kHz high-pass filter in the MPXRDS path.

The values of these three signals are externally available via the I<sup>2</sup>C-bus.

In the weak signal processing block the three digital signals are combined in a specific way and used for the generation of control signals for soft mute, stereo blend (stereo noise control, FMSNC) and high cut control (AMFMHCC).

The sensitivities of the detector circuits (WAM and USN) are adjustable via the  $I^2C$ -bus.

Also the start values and the slopes of the control functions soft mute, stereo blend and high cut control can be set via the  $I^2C$ -bus.

Soft mute, stereo blend and HCC are set on hold during the AF updating (quality check of alternative frequency) to avoid an influence of the tuning procedure on the weak signal processing conditions.

In AM mode the soft mute and high cut control are available too, the weak signal block is controlled by the average value of the level voltage.

# Car radio integrated signal processor

**TEF6892H** 

### 7.6 Tone/volume control

The tone/volume control part consists of the following stages:

- · Input selector
- · Loudness control
- · Volume/balance control with muting
- · Treble control
- Bass control
- · Fader and output mute
- · Beep generator
- NAV input
- · Output mixer.

The settings of all stages are controlled via the I<sup>2</sup>C-bus.

The stages input selector, loudness, volume/balance, bass, and fader/output mute include the Audio Step Interpolation (ASI) function. This minimizes pops by smoothing the transitions in the audio signal during the switching of the controls. The transition time of the ASI function is programmable by I<sup>2</sup>C-bus in four steps.

### 7.6.1 INPUT SELECTOR

The input selector selects one of four input sources:

- Two external stereo inputs (CD and TAPE)
- One external mono input (PHONE)
- One internal stereo input (AM/FM).

### 7.6.2 LOUDNESS

The output of the input selector is fed into the loudness circuit. Four different loudness curves can be selected via the  $I^2C$ -bus. The control range is between 0 and -20 dB with a step size of 1 dB; see Figs 16 to 19.

### 7.6.3 VOLUME/BALANCE

The volume/balance control is used for volume setting and also for balance adjustment. The control range of the volume/balance control is between +20 and -59 dB in steps of 1 dB.

The combination of loudness and volume/balance realizes an overall control range of +20 to -79 dB.

### 7.6.4 TREBLE

The signal is then fed to the treble control stage. The control range is between +14 and -14 dB in steps of 2 dB. Figure 20 shows the control characteristic. Four different filter frequencies can be selected.

### 7.6.5 Bass

The characteristic of the bass attenuation curves can be set to shelve or band-pass. Four different frequencies can be selected as centre frequency of the band-pass curve. Figures 21 and 22 show the bass curves with a band-pass filter frequency of 60 Hz. The control range is between +14 and -14 dB in steps of 2 dB.

### 7.6.6 FADER/MUTE

The four fader/mute blocks are located at the end of the tone/volume chain. The control range of these attenuators is 0 to -59 dB. The step size is:

- 1 dB between 0 and -15 dB
- 2.5 dB between –15 and –45 dB
- 3 dB between -45 and -51 dB
- 4 dB between -51 and -59 dB.

# 7.6.7 BEEP GENERATOR AND NAV INPUT WITH OUTPUT

The output mixer circuit can add an additional audio signal to any of the four outputs together with the main signal or instead of the main signal.

The additional signal can be generated internally by the beep generator with four different audio frequencies or applied to the NAV input, for instance a navigation voice signal.

### 7.7 RDS demodulator and decoder

### 7.7.1 RDS DEMODULATOR

The RDS demodulator recovers and regenerates the continuously transmitted RDS or RBDS data stream of the multiplex signal (MPXRDS) and provides the signals clock (RDCL), data (RDDA) and quality (RDQ) for external use or further processing by the integrated RDS decoder. The RDS demodulator uses the reference frequency (75.4 kHz) from the tuner IC and does not need a crystal.

### 7.7.2 RDS DECODER

The RDS decoder provides block synchronization, error correction and flywheel function for reliable extraction of RDS or RBDS block data. Different modes of operation can be selected to fit different application requirements. Availability of new data is signalled by read bit RDAV and output pin RDDA. Up to two blocks of data and status information are available via the I<sup>2</sup>C-bus in a single transmission.

# Car radio integrated signal processor

TEF6892H

### **8 LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		-0.3	+10	V
Vi	input voltage for any pin		-0.3	$V_{CC} + 0.3$	٧
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>esd</sub>	electrostatic discharge voltage	note 1	-200	+200	٧
		note 2	-2000	+2000	٧

### **Notes**

- 1. Machine model (R = 0  $\Omega$ , C = 200 pF).
- 2. Human body model (R = 1.5 k $\Omega$ , C = 100 pF).

### 9 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	61	K/W

### 10 CHARACTERISTICS

FM part:  $f_{FMMPX} = 1$  kHz at  $V_{FMMPX} = 767$  mV (RMS); pilot off (100% FM). AM part:  $f_{AM} = 1$  kHz at  $V_{AM} = 967$  mV (RMS) (100% AM). Treble: 10 kHz filter frequency. Bass: 60 Hz filter frequency. Loudness: 50 Hz filter frequency; treble loudness on.  $V_{CC} = 8.5$  V;  $T_{amb} = 25$  °C; see Fig.23; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		8.0	8.5	9.0	V
I <sub>CC</sub>	supply current	normal mode	_	28	_	mA
		standby RDS; audio on	_	24	_	mA
		standby audio; RDS on	_	19	_	mA
		standby	_	15	_	mA
Logic pins				•		
V <sub>IH</sub>	HIGH-level input voltage	pins SDA, SCL, ADDR, SDAG and RDCL	1.75	_	5.5	V
		pins AFHOLD and AFSAMP	1.75	_	5.5	V
V <sub>IL</sub>	LOW-level input voltage	pins SDA, SCL, ADDR, SDAG and RDCL	-0.2	_	+1.0	V
		pins AFHOLD and AFSAMP	-0.2	_	+1.0	٧
V <sub>OH</sub>	HIGH-level output voltage	pins RDCL and RDDA; I <sub>OH</sub> = 2.5 μA	2.6	_	_	V
V <sub>OL</sub>	LOW-level output voltage	pins SCLG, RDCL and RDDA; I <sub>OL</sub> = 3 mA; note 1	_	_	0.4	V
		pin SDA; I <sub>OL</sub> = 3 mA	_	_	0.4	V

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Stereo decode	er and AM path		1			1
$V_{o(FM)(rms)}$	FM mono output voltage (RMS value) on pins LFOUT and RFOUT	$f_{FMMPX} = 1 \text{ kHz}; 91\% \text{ FM modulation}$ without pilot ( $V_{FMMPX} = 698 \text{ mV}$ )	750	950	1200	mV
V <sub>o(AM)(rms)</sub>	AM output voltage (RMS value) on pins LFOUT and RFOUT	f <sub>AM</sub> = 1 kHz; V <sub>AM</sub> = 870 mV; 90% AM modulation	800	1080	1360	mV
G <sub>i</sub>	input gain on pins FMMPX, MPXRDS and AM	see Table 61  ING[1:0] = 00; all inputs  ING[1:0] = 01; all inputs  ING[1:0] = 10; all inputs  ING[1:0] = 11; FMMPX	_ _ _	0 3 6 23.5	- - -	dB dB dB
		ING[1:0] = 11; MPXRDS and AM	_	0	_	dB
$\alpha_{\text{CS}}$	channel separation	f <sub>FMMPX</sub> = 1 kHz	40	_	_	dB
gc(L-R)	roll-off correction for coarse adjustment of separation	see Table 45; measure 1 kHz level for L – R modulation; compare to 1 kHz level for L + R modulation				
		CSR[1:0] = 00 CSR[1:0] = 01	_	0	_	dB dB
		CSR[1:0] = 10 CSR[1:0] = 11	_ _	0.8 1.2	_ _	dB dB
9f(L-R)	stereo adjust for fine adjustment of separation	see Table 46; measure 1 kHz level for L – R modulation; compare to 1 kHz level for L + R modulation				15
		CSA[3:0] = 0000 CSA[3:0] = 0001	_	0 0.2	_	dB dB
		: CSA[3:0] = 1110 CSA[3:0] = 1111	_ _ _	: 2.8 3.0	-	dB dB dB
S/N	signal-to-noise ratio	$f_{FMMPX} = 20$ Hz to 15 kHz; referenced to 1 kHz at 91% FM modulation; DEMP = 1 $(\tau_{de-em} = 50 \ \mu s)$	75	-	_	dB
THD	total harmonic distortion	FM mode  f <sub>FMMPX</sub> = 1 kHz  V <sub>FMMPX</sub> = 50%; L; pilot on  V <sub>FMMPX</sub> = 50%; R; pilot on	_ _ _	_ _ _	0.3 0.3 0.3	% % %
V <sub>o(bal)</sub>	mono channel balance $\frac{V_{oL}}{V_{oR}}$	FM mode	-1	_	+1	dB
$\alpha_{19}$	pilot signal suppression	9% pilot; $f_{pilot}$ = 19 kHz; referenced to 1 kHz at 91% FM modulation; DEMP = 1 ( $\tau_{de-em}$ = 50 $\mu s$ )	40	50	-	dB

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
α	subcarrier suppression	modulation off; referenced to 1 kHz at 91% FM modulation				
		f <sub>sc</sub> = 38 kHz	35	50	_	dB
		f <sub>sc</sub> = 57 kHz	40	_	_	dB
		f <sub>sc</sub> = 76 kHz	50	60	_	dB
PSRR	power supply ripple rejection	$\label{eq:fripple} \begin{array}{l} \text{FM mode; } f_{ripple} = 100 \text{ Hz;} \\ V_{CC(AC)} = V_{ripple} = 100 \text{ mV (RMS)} \end{array}$	24	_	_	dB
$\Delta V_{out}$	frequency response	FM mode				
		f <sub>FMMPX</sub> = 20 Hz	-0.5	-	+0.5	dB
		f <sub>FMMPX</sub> = 15 kHz	-0.5	_	+0.5	dB
f <sub>cut-off(de-em)</sub>	cut-off frequency of	-3 dB point; see Fig.15				
	de-emphasis filter	DEMP = 1 ( $\tau_{de-em} = 50 \ \mu s$ )	-	3.18	-	kHz
		DEMP = 0 ( $\tau_{de-em} = 75 \ \mu s$ )	_	2.12	_	kHz
$m_{i(pilot)(rms)}$	pilot threshold modulation	stereo				
	for automatic switching by	on	-	4.0	5.5	%
	pilot input voltage (RMS value)	off	1.3	2.7	_	%
hys <sub>pilot</sub>	hysteresis of pilot threshold voltage		-	2	_	dB
V <sub>ref(min)</sub>	minimum reference input voltage		-	_	30	mV
f <sub>ref</sub>	reference frequency for stereo PLL and RDS demodulator		75361	75368	75375	Hz
Noise blanke	r					
FM PART						
t <sub>sup(min)</sub>	minimum suppression time		-	15	_	μs
V <sub>MPXRDS(M)</sub>	noise blanker sensitivity at MPXRDS input	see Table 62; $t_{pulse}$ = 10 $\mu$ s; $t_{pulse}$ = 300 Hz				
	(peak value of noise	NBS[1:0] = 00	_	90	_	mV
	pulses)	NBS[1:0] = 01	_	150	_	mV
		NBS[1:0] = 10	_	210	_	mV
		NBS[1:0] = 11	_	270	_	mV
V <sub>LEVEL(M)</sub>	noise blanker sensitivity at LEVEL input	see Table 65; $t_{pulse}$ = 10 $\mu$ s; $t_{pulse}$ = 300 Hz				
	(peak value of noise	NBL[1:0] = 00	_	9	_	mV
	pulses)	NBL[1:0] = 01	_	18	_	mV
		NBL[1:0] = 10	_	28	_	mV

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AM PART			·!			
t <sub>sup(min)</sub>	minimum suppression time		-	200	-	μs
M <sub>AM</sub>	noise blanker sensitivity	see Table 62; f <sub>audio</sub> = 2 kHz				
		NBS[1:0] = 00	_	110	_	%
		NBS[1:0] = 01	_	140	_	%
		NBS[1:0] = 10	_	175	_	%
		NBS[1:0] = 11	_	220	_	%
Weak signal p	rocessing					
DETECTORS						
V <sub>eq(USN)</sub>	USN sensitivity equivalent level voltage	see Fig.5; $f_{MPXRDS} = 150 \text{ kHz}$ ; $V_{MPXRDS} = 250 \text{ mV (RMS)}$ ; HCMP = 1; note 2				
		USS[1:0] = 00	_	2.5	_	V
		USS[1:0] = 01	_	2	_	V
		USS[1:0] = 10	_	1.5	_	V
		USS[1:0] = 11	_	0.5	_	V
V <sub>eq(WAM)</sub>	WAM sensitivity equivalent level voltage	see Fig.6; V <sub>LEVEL</sub> = 200 mV (p-p) at f = 21 kHz on the level voltage; HCMP = 1; note 2				
		WAS[1:0] = 00	_	2.5	_	V
		WAS[1:0] = 01	_	2	_	V
		WAS[1:0] = 10	_	1.5	_	V
		WAS[1:0] = 11	_	0.5	_	V
t <sub>LEVEL(attack)</sub>	level detector attack time	see Table 49; LETF = 0; SEAR = 0				
	(soft mute and HCC)	LET[1:0] = 00	_	3	_	s
		LET[1:0] = 01	_	3	_	s
		LET[1:0] = 10	_	1.5	_	s
		LET[1:0] = 11	_	0.5	_	s
		see Table 49; LETF = 1; SEAR = 0				
		LET[1:0] = 00	_	0.5	-	s
		LET[1:0] = 01	_	0.17	_	s
		LET[1:0] = 10	_	0.06	_	s
		LET[1:0] = 11	_	0.06	_	s
		search mode; SEAR = 1	-	60	-	ms

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t <sub>LEVEL(decay)</sub>	level detector decay time	see Table 49; LETF = 0; SEAR = 0				
, , ,	(soft mute and HCC)	LET[1:0] = 00	_	3	_	s
		LET[1:0] = 01	_	6	_	s
		LET[1:0] = 10	_	1.5	_	s
		LET[1:0] = 11	_	1.5	_	s
		see Table 49; LETF = 1; SEAR = 0				
		LET[1:0] = 00	_	0.5	_	s
		LET[1:0] = 01	_	0.5	_	s
		LET[1:0] = 10	_	0.17	_	s
		LET[1:0] = 11	_	0.06	_	s
		search mode; SEAR = 1	_	60	_	ms
t <sub>MPH(attack)</sub>	multipath detector attack	see Table 50; SEAR = 0				
	time (SNC)	MPT[1:0] = 00	_	0.5	_	s
		MPT[1:0] = 01	_	0.5	_	s
		MPT[1:0] = 10	_	0.5	_	s
		MPT[1:0] = 11	_	0.25	_	s
		search mode; SEAR = 1	_	60	_	ms
t <sub>MPH(decay)</sub>	multipath detector decay time (SNC)	see Table 50; SEAR = 0				
		MPT[1:0] = 00	_	12	_	s
		MPT[1:0] = 01	_	24	_	s
		MPT[1:0] = 10	-	6	_	s
		MPT[1:0] = 11	_	6	_	s
		search mode; SEAR = 1	_	60	_	ms
t <sub>USN(attack)</sub>	USN detector attack time (soft mute and SNC)		_	1	_	ms
t <sub>USN(decay)</sub>	USN detector decay time (soft mute and SNC)		-	1	_	ms
ΔUSS	USN detector desensitization	USN sensitivity setting (USS) versus level voltage (USN sensitivity setting is automatically reduced as level voltage decreases)				
		V <sub>LEVEL</sub> > 1.25 V	_	_	3	_
		1.25 V > V <sub>LEVEL</sub> > 1.125 V	_	_	2	_
		1.125 V > V <sub>LEVEL</sub> > 1.0 V	_	_	1	_
		1.0 V > V <sub>LEVEL</sub>	_	_	0	_
t <sub>WAM(attack)</sub>	WAM detector attack time (SNC)		_	1	-	ms
t <sub>WAM(decay)</sub>	WAM detector decay time (SNC)		_	1	-	ms
tpeak(USN)(attack)	peak detector for USN attack time for read-out via I <sup>2</sup> C-bus		_	1	-	ms

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t <sub>peak</sub> (USN)(decay)	peak detector for USN decay time for read-out via I <sup>2</sup> C-bus		_	10	-	ms
t <sub>peak(WAM)(attack)</sub>	peak detector for WAM attack time for read-out via I <sup>2</sup> C-bus		_	1	_	ms
tpeak(WAM)(decay)	peak detector for WAM decay time for read-out via I <sup>2</sup> C-bus		_	10	_	ms
CONTROL FUNCT	IONS					
V <sub>start(mute)</sub>	soft mute start voltage	see Fig.12; voltage at pin LEVEL that causes $\alpha_{mute} = 3$ dB; MSL[1:0] = 11				
		MST[2:0] = 000	_	0.75	-	V
		MST[2:0] = 001	_	0.88	_	V
		MST[2:0] = 010	-	1	_	V
		MST[2:0] = 011	_	1.12	_	V
		MST[2:0] = 100	-	1.25	-	V
		MST[2:0] = 101	_	1.5	_	V
		MST[2:0] = 110	_	1.75	_	V
		MST[2:0] = 111	_	2	_	V
C <sub>mute</sub>	soft mute slope $C_{mute} = \frac{\Delta \alpha_{mute}}{\Delta V_{eq}}$	see Fig.13; slope of soft mute attenuation with respect to level voltage; MST[2:0] = 000				
	i deq	MSL[1:0] = 00	_	8	_	dB/V
		MSL[1:0] = 01	_	16	_	dB/V
		MSL[1:0] = 10	_	24	_	dB/V
		MSL[1:0] = 11	_	32	_	dB/V
α <sub>mute(max)</sub>	maximum soft mute attenuation by USN	see Fig.14; f <sub>MPXRDS</sub> = 150 kHz; V <sub>MPXRDS</sub> = 0.6 V (RMS); USS[1:0] = 11				
		UMD[1:0] = 00	_	3	_	dB
		UMD[1:0] = 01	_	6	_	dB
		UMD[1:0] = 10	_	9	_	dB
		UMD[1:0] = 11	_	12	_	dB
V <sub>start(SNC)</sub>	SNC stereo blend start voltage	see Fig.7; voltage at pin LEVEL that causes channel separation = 10 dB; SSL[1:0] = 10				
		SST[3:0] = 0000	_	1.5	-	V
		:	_	:	-	V
		SST[3:0] = 1000	_	2.0	-	V
		:	_	:	_	V
		SST[3:0] = 1111	_	2.45	_	V

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>SNC</sub>	SNC slope $C_{SNC} = \frac{\Delta \alpha_{cs}}{\Delta V_{eq}}$	see Fig.8; slope of channel separation between 30 dB and 10 dB with respect to level voltage; SST[3:0] = 1010				
		SSL[1:0] = 00	_	38	_	dB/V
		SSL[1:0] = 01	_	51	_	dB/V
		SSL[1:0] = 10	_	63	_	dB/V
		SSL[1:0] = 11	_	72	_	dB/V
V <sub>start(HCC)</sub>	HCC start voltage	see Fig.9; $f_{audio}$ = 10 kHz; voltage at pin LEVEL that causes $\alpha_{HCC}$ = 3 dB; HSL[1:0] = 10				
		HST[2:0] = 000	-	1.17	-	V
		HST[2:0] = 001	-	1.42	_	V
		HST[2:0] = 010	-	1.67	_	V
		HST[2:0] = 011	_	1.92	_	V
		HST[2:0] = 100	-	2.17	_	V
		HST[2:0] = 101	-	2.67	_	V
		HST[2:0] = 110	_	3.17	_	V
		HST[2:0] = 111	_	3.67	_	V
C <sub>HCC</sub>	HCC slope $\Delta \alpha_{HCC}$	see Fig.10; f <sub>audio</sub> = 10 kHz; HST[2:0] = 010				
	$C_{HCC} = \frac{\Delta \alpha_{HCC}}{\Delta V_{eq}}$	HSL[1:0] = 00	_	9	_	dB/V
		HSL[1:0] = 01	_	11	_	dB/V
		HSL[1:0] = 10	_	14	_	dB/V
		HSL[1:0] = 11	_	18	_	dB/V
α <sub>HCC(max)</sub>	maximum HCC	see Fig.10; f <sub>audio</sub> = 10 kHz				
	attenuation	HCSF = 1	_	10	_	dB
		HCSF = 0	_	14	_	dB
f <sub>cut-off</sub>	cut-off frequency of fixed HCC	see Table 56; –3 dB point (first order filter)				
		HCF[2:0] = 000	_	1.5	_	kHz
		HCF[2:0] = 001	_	2.2	_	kHz
		HCF[2:0] = 010	_	3.3	_	kHz
		HCF[2:0] = 011	_	4.7	_	kHz
		HCF[2:0] = 100	_	6.8	_	kHz
		HCF[2:0] = 101	_	10	_	kHz
		HCF[2:0] = 110	_	wide	_	_
		HCF[2:0] = 111	_	unlimited	_	_
Analog-to-dig	ital converters for I <sup>2</sup> C-bus	1	1	1	1	1
LEVEL ANALOG-	TO-DIGITAL CONVERTER (8-BIT)	; see Fig.4				
V <sub>LEVEL(min)</sub>	lower voltage limit of conversion range		_	0.25	_	V

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>LEVEL(max)</sub>	upper voltage limit of conversion range		-	4.25	_	V
$\Delta V_{LEVEL}$	bit resolution voltage		_	15.7	_	mV
ULTRASONIC NO	SE ANALOG-TO-DIGITAL CONVE	ERTER (4-BIT); see Fig.5				
V <sub>USN(min)(rms)</sub>	conversion range lower voltage limit (RMS value)	f <sub>FMMPX</sub> = 150 kHz	_	0	_	V
$V_{USN(max)(rms)}$	conversion range upper voltage limit (RMS value)	f <sub>FMMPX</sub> = 150 kHz	-	0.75	_	V
$\Delta V_{USN(rms)}$	bit resolution voltage (RMS value)		-	50	_	mV
WIDEBAND AM A	ANALOG-TO-DIGITAL CONVERTE	R (4-BIT); see Fig.6			•	
V <sub>WAM(min)(p-p)</sub>	lower voltage limit of conversion range (peak-to-peak value)	f <sub>LEVEL</sub> = 21 kHz	-	0	_	mV
V <sub>WAM(max)(p-p)</sub>	upper voltage limit of conversion range (peak-to-peak value)	f <sub>LEVEL</sub> = 21 kHz	-	800	-	mV
$\Delta V_{WAM(p-p)}$	bit resolution voltage (peak-to-peak value)		-	53.3	_	mV
Tone/volume c	ontrol			•	•	•
Z <sub>i</sub>	input impedance at pins TAPEL, TAPER, CDL and CDR		80	_	-	kΩ
	input impedance at pin PHONE		50	_	_	kΩ
Z <sub>o</sub>	output impedance at pins LFOUT, RFOUT, LROUT and RROUT		-	_	100	Ω
G <sub>s(main)</sub>	signal gain from main source input to LFOUT, RFOUT, LROUT and RROUT outputs		-1	_	+1	dB
G <sub>s(NAV)</sub>	signal gain from NAV input to LFOUT, RFOUT, LROUT and RROUT outputs		-1.5	0	+1.5	dB
V <sub>i(max)(rms)</sub>	maximum input voltage level at pins TAPEL, TAPER, CDL, CDR and PHONE (RMS value)	THD = $0.1\%$ ; $G_{vol} = -6 \text{ dB}$	2	_	_	V
$V_{i(NAV)(max)(rms)} \\$	maximum input voltage level at pin NAV (RMS value)	THD = 1%	0.3	_	-	V

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>o(max)(rms)</sub>	maximum output voltage	THD = $0.1\%$ ; $G_{vol} = +6 \text{ dB}$	2	_	_	V
, ,,	(RMS value)	worst case load: $R_L = 2 \text{ k}\Omega$ , $C_L = 10 \text{ nF, THD} = 1\%$	2	_	_	٧
f <sub>max</sub>	frequency response (pins TAPER, TAPEL, CDR and CDL)	upper –0.5 dB point; referenced to 1 kHz	20	_	-	kHz
CMRR	common mode rejection ratio	f <sub>audio</sub> = 20 Hz to 20 kHz on CD and PHONE inputs				
		$G_{\text{vol}} = 0 \text{ dB}$	40	_	_	dB
		$G_{\text{vol}} = -15 \text{ dB}$	55	_	_	dB
$\alpha_{\tt CS}$	channel separation	f <sub>audio</sub> = 20 Hz to 20 kHz	60	80	_	dB
$\alpha_{S}$	input isolation of one	f <sub>audio</sub> = 1 kHz	90	105	_	dB
	selected source to any	f <sub>audio</sub> = 20 Hz to 10 kHz	75	90	_	dB
	other input	f <sub>audio</sub> = 20 kHz	70	_	_	dB
THD	total harmonic distortion	TAPE and CD inputs				
		$f_{audio}$ = 20 Hz to 10 kHz; $V_i$ = 1 V (RMS)	_	0.01	0.1	%
		$f_{audio} = 1 \text{ kHz}; V_i = 2 \text{ V (RMS)};$ $G_{vol} = 0 \text{ dB}$	_	0.02	0.1	%
		$f_{audio} = 20 \text{ Hz to } 10 \text{ kHz};$ $V_i = 2 \text{ V (RMS)}; G_{vol} = -10 \text{ dB}$	_	0.02	0.2	%
		$f_{audio} = 25 \text{ Hz}; V_i = 500 \text{ mV (RMS)};$ $G_{bass} = +8 \text{ dB}; G_{vol} = 0 \text{ dB}$	_	0.05	0.2	%
		$f_{audio} = 4 \text{ kHz}; V_i = 500 \text{ mV (RMS)};$ $G_{treble} = +8 \text{ dB}; G_{vol} = 0 \text{ dB}$	_	0.01	0.2	%
		NAV input; f <sub>audio</sub> = 1 kHz; V <sub>o</sub> = 300 mV (RMS)	_	_	1	%
V <sub>noise(rms)</sub>	noise voltage (RMS value)	CCIR-ARM weighted and 20 kHz 'brick wall' without input signal and shorted AF inputs				
		$G_{\text{vol}} = 0 \text{ dB}$	_	12	20	μV
		$G_{bass}$ = +6 dB; $G_{treble}$ = +6 dB; $G_{vol}$ = 0 dB	_	24	35	μV
		G <sub>vol</sub> = 20 dB; TAPE input (stereo)	_	71	100	μV
		G <sub>vol</sub> = 20 dB; CD input (quasi-differential)	_	100	140	μV
		$G_{\text{vol}} = -10 \text{ dB}$	_	10	18	μV
		$G_{\text{vol}} = -40 \text{ dB}$ ; $G_{\text{loudness}} = -20 \text{ dB}$	_	9.5	13.5	μV
		outputs muted	_	5	12	μV
		using 'A-weighting' filter and 20 kHz 'brick wall'; G <sub>vol</sub> = -10 dB; G <sub>loudness</sub> = -10 dB	_	6.8	10	μV
		NAV input	_	16	40	μV

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\Delta G_{step}$	step error (all controls)	G = +20 to -36 dB	_	-	0.5	dB
	between all adjoining steps, all outputs	G = -36 to -59 dB	_	_	1.0	dB
TC <sub>ASI</sub>	ASI time constant	see Table 67				
	(switching time from any	AST[1:0] = 00	-	1	-	ms
	setting to any other setting)	AST[1:0] = 01	-	3	-	ms
	Johnnig)	AST[1:0] = 10	_	10	-	ms
		AST[1:0] = 11	_	30	_	ms
$V_{\text{offset(max)}}$	maximum DC offset	(non-consecutive) on any one audio control or any one dynamic weak signal processing control		7	_	mV
PSRR	power supply ripple	$V_{CC(AC)} = V_{ripple} = 200 \text{ mV (RMS)}$				
	rejection	$f_{ripple} = 20 \text{ to } 100 \text{ Hz}$	35	46	-	dB
		f <sub>ripple</sub> = 1 kHz	50	75	-	dB
		f <sub>ripple</sub> = 1 to 20 kHz	50	65	_	dB
$\alpha_{\text{ct}}$	crosstalk between bus inputs and signal outputs	$f_{clk} = 100 \text{ kHz}; \text{ note } 3$	-	110	_	dB
t <sub>turn-on</sub>	turn-on time from V <sub>CC</sub> applied to 66% final DC voltage at outputs		_	100	_	ms
LOUDNESS			•		•	•
f <sub>loudness(low)</sub>	loudness low boost	amplitude decrease = -3 dB				
, ,	frequency; without	LLF = 0	_	50	_	Hz
	influence of coupling capacitors	LLF = 1	_	100	_	Hz
f <sub>loudness(high)</sub>	loudness filter response; without influence of coupling capacitors	amplitude decrease = -1 dB; frequency referred to 100 kHz; high boost on	_	10	-	kHz
G <sub>loudness</sub>	loudness gain control	f <sub>loudness(low)</sub> = 50 Hz; high boost on; see Fig.16				
		maximum setting; 1 kHz tone	_	0	-	dB
		minimum setting; 1 kHz tone	_	-20	_	dB
		minimum setting; 50 Hz tone	_	-3	_	dB
		minimum setting; 10 kHz tone	_	-16	_	dB
		minimum setting; 100 kHz tone	_	-15	_	dB
		step size; 1 kHz tone	_	1	-	dB
VOLUME		•	•	•	•	•
G <sub>vol</sub>	volume/balance gain	see Table 73				
	control	maximum setting	_	20	-	dB
		minimum setting	_	<b>-59</b>	_	dB
		mute attenuation; 20 Hz to 20 kHz input	_	-80	-70	dB

# Car radio integrated signal processor

TEF6892H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
G <sub>step(vol)</sub>	step resolution gain (volume)	see Table 73	_	1	-	dB
$\Delta G_{set}$	gain set error	$G_{vol} = +20 \text{ to } -36 \text{ dB}$	-1	0	+1	dB
		$G_{vol} = -36 \text{ to } -59 \text{ dB}$	-3	0	+3	dB
$\Delta G_{track}$	gain tracking error	$G_{vol} = +20 \text{ to } -36 \text{ dB}$	_	0	1	dB
	between left and right	$G_{\text{vol}} = -36 \text{ to } -59 \text{ dB}$	_	0	3	dB
TREBLE						
f <sub>cut-off(treble)</sub>	treble control filter cut-off frequency	see Table 77; –3 dB frequency referred to 100 kHz				
		TRF[1:0] = 00	_	8	_	kHz
		TRF[1:0] = 01	_	10	_	kHz
		TRF[1:0] = 10	_	12	_	kHz
		TRF[1:0] = 11	_	15	_	kHz
G <sub>treble</sub>	treble gain control	see Table 76				
		maximum setting	_	14	_	dB
		minimum setting	_	-14	_	dB
G <sub>step(treble)</sub>	step resolution gain (treble)	see Table 76	_	2	-	dB
Bass	•		•	•	•	•
f <sub>c(bass)</sub>	bass control filter centre	see Table 81				
,	frequency	BAF[1:0] = 00	_	60	_	Hz
		BAF[1:0] = 01	_	80	_	Hz
		BAF[1:0] = 10	_	100	_	Hz
		BAF[1:0] = 11	_	120	_	Hz
Q <sub>bass</sub>	bass filter quality factor	G <sub>bass</sub> = +12 dB	_	1.0	_	_
EQ <sub>bow</sub>	equalizer bowing	$\begin{split} f_{audio} &= 1 \text{ kHz; } V_i = 500 \text{ mV (RMS);} \\ G_{bass} &= +12 \text{ dB; } f_{c(bass)} = 60 \text{ Hz;} \\ G_{treble} &= +12 \text{ dB;} \\ f_{cut-off(treble)} &= 10 \text{ kHz; see Fig.3} \end{split}$	_	1.8	_	dB
G <sub>bass</sub>	bass gain control	see Table 80 maximum setting; symmetrical boost	_	14	_	dB
		minimum setting; asymmetrical cut	_	-14	_	dB
		minimum setting; symmetrical cut	_	_14	_	dB
G <sub>step(bass)</sub>	step resolution gain (bass)	see Table 80	_	2	-	dB
FADER		1	l	1	1	1
G <sub>fader</sub>	fader gain control	see Table 84				
- IQUGI	3.2.2. gam: 20	maximum setting	_	0	_	dB
		minimum setting	_	_59	_	dB
		mute attenuation; 20 Hz to 20 kHz input	_	-80	-66	dB

# Car radio integrated signal processor

TEF6892H


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
G <sub>step(fader)</sub>	step resolution gain	see Table 84				
, ,	(fader)	G <sub>fader</sub> = 0 to −15 dB	_	1	_	dB
		$G_{fader} = -15 \text{ to } -45 \text{ dB}$	_	2.5	_	dB
		$G_{fader} = -45 \text{ to } -51 \text{ dB}$	_	3	_	dB
		$G_{fader} = -51 \text{ to } -59 \text{ dB}$	-	4	_	dB
$\alpha_{\text{mute}}$	audio mute	volume control: mute and output muted (bits MULF, MURF, MULR and MURR)	90	_	_	dB
ВЕЕР					•	
f <sub>beep</sub>	beep generator frequency	see Table 93				
·		BEF[1:0] = 00	_	500	_	Hz
		BEF[1:0] = 01	_	1	_	kHz
		BEF[1:0] = 10	-	2	_	kHz
		BEF[1:0] = 11	_	3	_	kHz
V <sub>beep(rms)</sub>	beep generator audio	see Table 92				
	level (RMS value)	BEL[2:0] = 000	_	0	_	mV
		BEL[2:0] = 001	_	13.3	_	mV
		BEL[2:0] = 010	-	18	-	mV
		BEL[2:0] = 011	_	28	-	mV
		BEL[2:0] = 100	-	44	-	mV
		BEL[2:0] = 101	_	60	_	mV
		BEL[2:0] = 110	-	90	-	mV
		BEL[2:0] = 111	_	150	_	mV
THD <sub>beep</sub>	total harmonic distortion of beep generator	f <sub>beep</sub> = 1 kHz or 2 kHz	_	_	7	%
Power-on rese	et (all registers in default se	etting, outputs muted, standby mod	e)			
$V_{th(POR)}$	threshold voltage of Power-on reset		_	6.3	-	V
	rower-on reset					L

### **Notes**

- 1. The LOW voltage of pin SCLG is influenced by  $V_{SCL}$ :  $V_{SCLG(LOW)} \ge V_{SCL(LOW)} + 0.22 \text{ V}$ .
- 2. The equivalent level voltage is that value of the level voltage (at pin LEVEL) which results in the same weak signal control effect (for instance HCC roll-off) as the output value of the specified detector (USN, WAM and MPH).
- 3. Crosstalk between bus inputs and signal outputs:  $\alpha_{ct} = 20log \frac{V_{bus(p-p)}}{V_{o(rms)}}$

# Car radio integrated signal processor

# TEF6892H



# Car radio integrated signal processor

TEF6892H

### 11 I<sup>2</sup>C-BUS PROTOCOL

### Table 1 Write mode

S <sup>(1)</sup>	address (write)	A <sup>(2)</sup>	subaddress	A <sup>(2)</sup>	data byte(s)	A <sup>(2)</sup>	P <sup>(3)</sup>	1
------------------	-----------------	------------------	------------	------------------	--------------	------------------	------------------	---

### **Notes**

- 1. S = START condition.
- 2. A = acknowledge.
- 3. P = STOP condition.

### Table 2 Read mode

S <sup>(1)</sup>	address (read)	A <sup>(2)</sup>	data byte(s)	A <sup>(2)</sup>	data byte	NA <sup>(3)</sup>	P <sup>(4)</sup>
------------------	----------------	------------------	--------------	------------------	-----------	-------------------	------------------

### **Notes**

- 1. S = START condition.
- 2. A = acknowledge.
- 3. NA = not acknowledge.
- 4. P = STOP condition.

### Table 3 IC address byte

	IC ADDRESS						
0	0	1	1	0	0	ADDR	R/W

### Table 4 Description of IC address byte

BIT	SYMBOL	DESCRIPTION
7 to 2	_	001100+(ADDR) = IC address.
1	ADDR	Address bit. 0 = pin ADDR is grounded; 1 = pin ADDR is floating.
0	R/W	Read/Write. 0 = write mode; 1 = read mode.

### 11.1 Read mode

### 11.1.1 DATA BYTE 1; STATUS

### Table 5 Format of data byte 1

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
STIN	ASIA	AFUS	POR	RDAV	ID2	ID1	ID0

# Car radio integrated signal processor

TEF6892H

Table 6 Description of data byte 1

BIT	SYMBOL	DESCRIPTION	
7	STIN	Stereo indicator. 0 = no pilot signal detected; 1 = pilot signal detected.	
6	ASIA	ASI active. 0 = not active; 1 = ASI step is in progress.	
5	AFUS	AF update sample. 0 = LEV, USN and WAM information is taken from main frequency (continuous mode); 1 = LEV, USN and WAM information is taken from alternative frequency. Continuous mode during AF update and sampled mode after AF update. Sampled mode reverts to continuous main frequency information after read.	
4	POR	<b>Power-on reset.</b> 0 = standard operation (valid I <sup>2</sup> C-bus register settings); 1 = Power-or reset detected since last read cycle (I <sup>2</sup> C-bus register reset). After read the bit will reset to POR = 0.	
3	RDAV	RDS data available. This bit indicates, that RDS block data is available.	
2 to 0	ID[2:0]	Identification. TEF6892H device type identification; ID[2:0] = 010.	

### 11.1.2 DATA BYTE 2; LEVEL

### **Table 7** Format of data byte 2

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LEV7	LEV6	LEV5	LEV4	LEV3	LEV2	LEV1	LEV0

Table 8 Description of data byte 2

BIT	SYMBOL	DESCRIPTION
7 to 0	LEV[7:0]	Level. 8-bit value of level voltage from tuner; see Fig.4.

