imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





TFA9812BTL stereo Class-D audio amplifier with I2S inputRev. 02 - 22 January 2009Prelimin

Preliminary data sheet

1. General description

The TFA9812 is a high-efficiency Bridge Tied Load (BTL) stereo Class-D audio amplifier with a digital I²S audio input. It is available in a HVQFN48 package with exposed die paddle. The exposed die paddle technology enhances the thermal and electrical performances of the device.

The TFA9812 features digital sound processing and audio power amplification. It supports I²C control mode and Legacy mode. In Legacy mode I²C involvement is not needed because the key features are controlled by hardware pin connections.

A continuous time output power of 2×12 W (R_L = 8 Ω , V_{DDP} = 15 V) is supported without an external heat sink. Due to the implementation of a programmable thermal foldback even for high supply voltages, higher ambient temperatures, and/or lower load impedances, the device operates without sound interrupting behavior.

TFA9812 is designed in such a way that it starts up easily (no special power-up sequence required). It features various soft and hard impact protection mechanisms to ensure an application that is both user friendly and robust.

A modulation technique is applied for the TFA9812, which supports common mode choke approach (1 common mode choke only per BTL amplifier stage). This minimizes the number of external components.

2. Features

2.1 General features

- 3.3 V and 8 V to 20 V external power supply
- High efficiency and low power dissipation
- Speaker outputs fully short circuit proof across load, to supply lines and ground
- Pop noise free at power-up/power-down and sample rate switching
- Low power Sleep mode
- Overvoltage and undervoltage protection on the 8 V to 20 V power supply
- Undervoltage protection on the 3.3 V power supply
- Overcurrent protection (no audible interruptions)
- Overdissipation protection
- Thermally protected and programmable thermal foldback
- Clock error protection
- I²C mode control or Legacy mode (i.e. no I²C) control
- Four different I²C addresses supported
- Internal Phase-Locked Loop (PLL) without using external components



BTL stereo Class-D audio amplifier with I²S input

- No high system clock required (PLL is able to lock on BCK)
- No external heat sink required
- **5** V tolerant digital inputs
- Supports dual coil inductor application
- Easy application and limited external components required

2.2 DSP features

- Digital parametric 10-band equalizer
- Digital volume control per channel
- Selectable +24 dB gain boost
- Analog interface to digital volume control in Legacy mode
- Digital clip level control
- Soft and hard mute
- Thermal foldback threshold temperature control
- De-emphasis
- Output power limiting control
- Polarity switch
- Four Pulse Width Modulation (PWM) switching frequency settings

2.3 Audio data input interface format support

- Master or slave Master Clock (MCLK), Bit Clock (BCK) and Word Select (WS) signals
- Philips I²S, standard I²S
- Japanese I²S, Most Significant Bit (MSB) justified
- Sony I²S, Least Significant Bit (LSB) justified
- Sample rates from 8 kHz to 192 kHz

3. Applications

- Digital-in Class-D audio amplifier applications
- CRT and flat-panel television sets
- Flat-panel monitors
- Multimedia systems
- Wireless speakers
- Docking stations for MP3 players

BTL stereo Class-D audio amplifier with I²S input

4. Quick reference data

Table 1. Quick reference table

Unless specified otherwise, $V_{DDA} = V_{DDP} = 12 \text{ V}$, $V_{SSP1} = V_{SSP2} = 0 \text{ V}$, $V_{DDA(3V3)} = V_{DDD(3V3)} = 3.3 \text{ V}$, $V_{SS1} = V_{SS2} = REFD = REFA = 0 \text{ V}$, $T_{amb} = 25 \text{ °C}$, $R_L = 8 \Omega$, $f_i = 1 \text{ kHz}$, $f_s = 44.1 \text{ kHz}$, $f_{sw} = 400 \text{ kHz}$, 24-bit l^2S input data, MCLK clock mode, typical application diagram (Figure 13).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
General							
V _{DDA}	analog supply voltage			8	12	20	V
V _{DDP}	power supply voltage			8	12	20	V
V _{DDA(3V3)}	analog supply voltage (3.3 V)			3.0	3.3	3.6	V
V _{DDD(3V3)}	digital supply voltage (3.3 V)			3.0	3.3	3.6	V
lP	supply current	soft mute mode, with load, filter and snubbers connected	<u>[1]</u>	-	38	45	mA
		sleep mode	[1]	-	160	270	μA
I _{DDA(3V3)}	analog supply	operating mode					
	current (3.3 V)	I ² S slave mode		-	2	4	mA
		I ² S master mode		-	4	6	mA
		sleep mode					
		$V_{DDA} = V_{DDP} = 12 V$		-	120	-	μA
		$V_{DDA} = V_{DDP} = 1 V$		-	40	70	μA
I _{DDD(3V3)}	digital supply current (3.3 V)	operating mode					
		I ² S slave mode		-	15	25	mA
		I ² S master mode		-	25	40	mA
		sleep mode; DATA = WS = BCK = MCLK = 0 V		-	4	30	μA
P _{o(RMS)}	RMS output power	Continuous time output power per channel; THD = 10 %; R_L = 8 Ω					%;
		$V_{DDA} = V_{DDP} = 12 V$		-	8.3	-	W
		$V_{DDA} = V_{DDP} = 13.5 V$		-	10	-	W
		$V_{DDA} = V_{DDP} = 15 V$		-	12	-	W
		Short time (\leq 10 s) output p R _L = 8 Ω	owe	r per c	hannel;	THD = 1	0 %;
		$V_{DDA} = V_{DDP} = 17 V$		-	15	-	W
η _{po}	output power efficiency	$R_L = 8 \ \Omega; \ P_{o(RMS)} = 8.3 \ W$		-	88	-	%

[1] I_P is the current through the analog supply voltage (V_{DDA}) pin added to the current through the power supply voltage (V_{DDP}) pin.

5. Ordering information

Table 2. Ordering information							
Type number	Package						
	Name	Description	Version				
TFA9812HN	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $7\times7\times0.85~\text{mm}$	SOT619-8				

6. **Block diagram**



NXP Semiconductors

BTL stereo Class-D audio amplifier with I²S input

TFA9812

Preliminary / data sheet

Rev. 02 L 22 January 2009

> σı of 66 Veq

<u>Figure 1</u> shows the block diagram of the TFA9812. For a detailed description of the audio signal path see <u>Section 8.1</u>.

7. Pinning information

7.1 Pinning



Table 3. Pinning description TFA9812

	i inning accor				
Pin	Symbol	Туре	Description		
1	XTALIN	I	Crystal oscillator input		
2	XTALOUT	0	Crystal oscillator output		
3	V _{DDA(3V3)}	Р	Analog supply voltage (3.3 V)		
4	STABA	0	1.8 V analog stabilizer output		
5	REFA	Р	Analog reference voltage		
6	V _{DDA}	Р	Analog supply voltage (8 V to 20 V)		
7	TEST1	I	Test signal input 1. For test purposes only (connect to V_{SS})		
8	V _{SS1}	Р	PCB ground reference		
9	STAB2	0	Decoupling of internal 11 V regulator for channel 2 drivers		
10	V _{SSP2}	Р	Negative power supply voltage for channel 1 and channel 2		
11	V _{SSP2}	Р	Negative power supply voltage for channel 1 and channel 2		
12	BOOT2N	0	Bootstrap high-side driver negative PWM output channel 2		
13	OUT2N	0	Negative PWM output channel 2		

BTL stereo Class-D audio amplifier with I²S input

Table 3.	Pinning descript	ion TFA	9812 continued
Pin	Symbol	Туре	Description
14	OUT2N	0	Negative PWM output channel 2
15	BOOT1P	0	Bootstrap high-side driver positive PWM output channel 1
16	OUT1P	0	Positive PWM output channel 1
17	OUT1P	0	Positive PWM output channel 1
18	V _{DDP}	Р	Positive power supply voltage (8 V to 20 V)
19	V _{DDP}	Р	Positive power supply voltage (8 V to 20 V)
20	OUT2P	0	Positive PWM output channel 2
21	OUT2P	0	Positive PWM output channel 2
22	BOOT2P	0	Bootstrap high-side driver positive PWM output channel 2
23	OUT1N	0	Negative PWM output channel 1
24	OUT1N	0	Negative PWM output channel 1
25	BOOT1N	0	Bootstrap high-side driver negative PWM output channel 1
26	V _{SSP1}	Р	Negative power supply voltage for channel 1 and channel 2
27	V _{SSP1}	Р	Negative power supply voltage for channel 1 and channel 2
28	STAB1	0	Decoupling of internal 11 V regulator for channel 1 drivers
29	DIAG	0	Fault mode indication output (open-drain pin)
30	CDELAY	I	Timing reference
31	POWERUP	I	Power-up pin to switch between Sleep and other operational modes
32	AVOL	I	Analog volume control (Legacy mode)
33	ENABLE	I	Enable input to switch between 3-state and other operational modes
34	GAIN	I	Gain selection input to select between 0 dB and +24 dB gain (Legacy mode)
35	CSEL	l	Control selection input to select between Legacy mode (no I ² C bus control) and I ² C bus control
36	ADSEL2/PLIM2	l	Address selection in I ² C mode input 2, power limiter selection input 2 in Legacy mode
37	ADSEL1/PLIM1	I	Address selection in I ² C mode input 1, power limiter selection input 1 in Legacy mode
38	SCL/SFOR	l	I ² C bus clock input in I ² C mode, I ² S serial data format selection input in Legacy mode
39	SDA/MS	I/O	I ² C bus data input and output in I ² C mode, master/slave selection input in Legacy mode
40	V _{DDD(3V3)}	Р	Digital supply voltage (3.3 V)
41	STABD	0	1.8 V digital stabilizer output
42	REFD	Р	Digital reference voltage
43	TEST2	I	Test signal input 2; for test purposes only (connect to V_{SS})
44	DATA	I	I ² S bus data input
45	WS	I/O	I ² S bus word select input (I ² S slave mode) or output (I ² S master mode)
46	BCK	I/O	I ² S bus bit clock input (I ² S slave mode) or output (I ² S master mode)

Table 3.	Pinning description TFA9812 continued			
Pin	Symbol	Туре	Description	
47	MCLK	I/O	Master clock input (I ² S slave mode) or output (I ² S master mode)	
48	V _{SS2}	Р	PCB ground reference	
Exposed die-paddle	-	Р	PCB ground reference	

8. Functional description

8.1 General

The TFA9812 is a high-efficiency stereo BTL Class-D amplifier with a digital I²S audio input. It supports all commonly used I²S formats.

Figure 1 shows the functional block diagram, which includes the key function blocks of the TFA9812. In the digital domain the audio signal is processed and converted to a pulse width modulated signal using BD modulation. A BTL configured power comparator carries out power amplification.

The audio signal processing path is as follows:

- 1. The Digital Audio Input (DAI) block translates the I²S (-like) input signal into a standard internal stereo audio stream.
- 2. The 10-band parametric equalizer can optionally equalize the stereo audio stream. Both channels have separate equalization streams. It can be used for speaker transfer curve compensation to optimize the audio performance of applied speakers.
- 3. Volume control in the TFA9812 is done by attenuation. The attenuation depends on the volume control settings and the thermal foldback value. Soft mute is also arranged at this part. In Legacy mode the volume control is done by an on-board Analog-to-Digital Converter (ADC) which measures the analog voltage on pin 32.
- 4. The interpolation filter interpolates from 1 fs to the PWM controller sample rate (2048 fs at 44.1 kHz) by cascading FIR filters.
- 5. The gain block can boost the signal with 0 dB or +24 dB. Four specific gain settings are also provided in this block. These specific gain settings are related to maximum clip levels of < 0.5 %, 10 %, 20 % or 30 % THD at the TFA9812 output. These maximum clip levels are only valid with the gain boost set to 0 dB and a 0 dBFS input signal.
- 6. The power limiter limits the maximum output signal of the TFA9812. The power limiter settings are 0 dB, -1.5 dB, -3 dB, and -4.5 dB. This function can be used to reduce the maximum output power delivered to the speakers at a fixed supply voltage and speaker impedance.
- 7. The PWM controller block transforms the audio signal into a BD-modulated PWM signal. The BD-modulation provides a high signal-to-noise performance and eliminates clock jitter noise.
- 8. Via four differential comparators the PWM signals are amplified by two BTL power output stages. By default the left audio signal is connected to channel 1 and the right audio signal to channel 2.

The block control defines the operational control settings of the TFA9812 in line with the actual I^2C settings and the pin-controlled settings.

The PLL block creates the system clock and can take the I²S BCK, the MCLK or an external crystal as reference source.

The following protections are built into the TFA9812:

- Thermal Foldback (TF)
- OverTemperature Protection (OTP)
- OverCurrent Protection (OCP)
- OverVoltage Protection (OVP)
- UnderVoltage Protection (UVP)
- Window Protection (WP)
- Lock Protection (LP)
- UnderFrequency Protection (UFP)
- OverFrequency Protection (OFP)
- Invalid BCK Protection (IBP)
- DC-blocking
- ElectroStatic Discharge (ESD)

8.2 Functional modes

8.2.1 Control modes

The two control modes of the TFA9812 are I^2C and legacy.

- In I²C mode the I²C format control is enabled.
- In Legacy mode a pin-based subset of the control options is available. The control settings for features which are not available in Legacy mode are set to the default I²C register settings.

The control mode is selected via pin CSEL as shown in Table 4.

CSEL Pin valueControl mode0Legacy (no l²C)1l²C	Table 4. Cont	ol mode selection
	CSEL Pin value	Control mode
1 I ² C	0	Legacy (no I ² C)
	1	I ² C

In the functional descriptions below the control for the various functions will be described for each control mode. <u>Section 9.6</u> summarizes the support given by each control mode for the various TFA9812 functions.

8.2.2 Key operating modes

There are six key operating modes:

 In Sleep mode the voltage supplies are present, but power consumption for the whole device is reduced to the minimum level. The output stages in Sleep mode are 3-state and I²C communication is disabled.

- In **Soft mute** mode the I²S input signal is overruled with a soft mute.
 - In Legacy control mode the analog input pin AVOL controls Soft mute mode.
 - In I²C control mode I²C control can be used to enable an automatic soft mute function. See also <u>Section 8.5.3</u>.
- In Hard mute mode the PWM controller is overruled with a 50 % duty cycle square pulse. The Hard mute mode is only available in I²C control mode.
- In Operating mode the TFA9812 amplifies the I²S audio input signal in line with the actual control setting.
- In 3-state mode the output stages are switched off.
- Fault mode is entered when a fault condition is detected by one or more of the protection mechanisms implemented in the TFA9812. In Fault mode the actual device configuration depends on the fault detected: see <u>Section 8.7</u> for more information. Fault mode is for a subset of the faults flagged on the DIAG output pin. When the DIAG pin is flagged the output stages will be forced to enter 3-state mode. In Sleep mode the DIAG pin will not flag fault modes.

Table 5. Operational mode selection

Pin:				DIAG Output	Operational mode selected:
POWERUP	ENABLE	CSEL	AVOL		
0	-	-	-	floating	Sleep mode
1	-	-	-	0 / floating	Fault mode (enabled by system) ^[1]
1	1	1	-	floating	Soft mute mode (in I ² C control mode) ^[2]
1	1	0	< 0.8 V	floating	Soft mute (in Legacy control mode)
1	0	-	-	floating	3-state mode
1	1	-	-	floating	Operational mode

[1] Clocking faults do not trigger DIAG output.

[2] Under these conditions soft mute still has to be enabled by the appropriate I^2C setting.

8.2.3 I²S master/slave modes and MCLK/BCK clock modes

The I²S interface can be set in master or in slave.

- In I²S master mode the PLL locks to the output signal of the internal crystal oscillator circuit which uses an external crystal. The BCK, WS and MCLK signals are generated by the TFA9812. On the MCLK pin the TFA9812 delivers a master clock running at the crystal frequency.
- In I²S slave mode the PLL can lock to:
 - The external MCLK signal on the MCLK pin called MCLK clock mode.
 - The I²S input BCK signal on the BCK pin called **BCK clock** mode.

The I²S master or slave mode can be selected:

- In I²C control mode by selecting the right I²C setting.
- In legacy control mode by selecting the right setting on the SDA/MS pin.

	Table 6.	I ² S master/slave mode selection
--	----------	--

Pin value		Clock mode	I ² S mode
CSEL	SDA/MS		
0	0	legacy	slave
0	1	legacy	master
1	-	I ² C	slave or master ^[1]

[1] Under these conditions the mode is enabled by the appropriate I²C setting.

In I²S slave mode selection between BCK and MCLK clock modes is automatic.

MCLK clock mode is given higher priority than BCK. If the MCLK clock is judged valid by the protection circuit then MCLK clock mode is enabled. BCK clock mode is enabled when the MCLK clock is invalid (e.g. not available) and the BCK clock is judged valid by the protection circuit (see <u>Section 8.7.11</u>).

Table 7 shows the supported crystal frequencies in I²S master mode.

Table 8 shows the supported MCLK frequencies in MCLK mode (I²S slave mode).

Table 9 shows the supported BCK frequencies in BCK mode (I²S slave mode).

Control mode	f _s (kHz)	Crystal frequency (MHz)
l ² C	8, 16, 32, 64, 128	8.192
	11.025, 22.05, 44.1, 88.2, 176.4	11.2896
	12, 24, 48, 96, 192	12.288
Legacy	32	8.192
	44.1	11.2896
	48	12.288

Table 7. Valid crystal frequencies in I²S master mode

Table 8. Valid MCLK frequencies in I²S slave mode

Control mode	f _s (kHz)	MLCK frequency (MHz)
I ² C	8, 16, 32, 64, 128	8.192
		12.288
	32	18.432 (576 f _s)
	11.025, 22.05, 44.1, 88.2,	11.2896
	176.4	16.9344
	44.1	25.4016 (576 f _s)
	12, 24, 48, 96, 192	12.288
		18.432
	48	27.648 (576 f _s)

BTL stereo Class-D audio amplifier with I²S input

Table 0. Value MoER nequencies in 10 slave mode				
Control mode	f _s (kHz)	MLCK frequency (MHz)		
Legacy	32	8.192		
		12.288		
		18.432 (576 f _s)		
	44.1	11.2896		
		16.9344		
		25.4016 (576 f _s)		
	48	12.288		
		18.432		
		27.648 (576 f _s)		

Table 8. Valid MCLK frequencies in I²S slave mode

Table 9. Valid BCK frequencies in I²S slave mode

Control mode	f _s (kHz)	BCK (x f _s input)
l ² C	8 to 192[1]	32 f _s
	8 to 192 ^[1]	48 f _s
	8 to 192[1]	64 f _s
Legacy	32, 44.1, 48	32 f _s
	32, 44.1, 48	48 f _s
	32, 44.1, 48	64 f _s

[1] The valid sample frequencies are shown in <u>Section 9.5.7</u>.

BTL stereo Class-D audio amplifier with I²S input



8.3 Power-up/power-down

8.3.1 Power-up

Figure 3 and <u>Table 10</u> describe the power-up timing while <u>Table 11</u> shows the pin control for initiating a power-up reset.

Table 10. Power-up/power-down timing

			•			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{wake}	wake-up time	I ² C control	-	4	-	ms
t _{d(on)}	turn-on delay time	-	70	-	135	ms
$t_{d(mute_off)}$	mute off delay time	-	-	-	128/f _s	S
t _{d(soft_mute)}	Soft mute	I ² C control	-	-	128/f _s	S
	delay time	legacy control ^[1]	-	15	-	ms

[1] Mute in Legacy mode is controlled by AVOL pin.

In I²C control mode communication is enabled after 4 ms. The preferred I²C settings can be made within 66 ms before the PLL starts running. Finally, the output stages are enabled and the audio level is increased via a demute sequence if mute has previously been disabled.

Remark: In I²C mode soft mute is enabled by default. It can be disabled at any time while I²C communication is valid. In order to prevent audio clicks volume control (default setting is 0 dB) should be set before soft mute is disabled.

Remark: For a proper start-up in I²S master mode and I²C mode the following sequence should be followed:

- 1. The I²S master setting should be set and keep the default sample rate setting active.
- 2. Next, another sample rate setting than the default one should be selected.
- 3. Finally, when the default sample rate is used the default sample rate setting should be selected again.

8.3.2 Power-down

Table 11

Figure 3 includes the power-down timing while <u>Table 11</u> shows the pin control for enabling power-down.

Table II. Fowe	able 11. Power-up/power-uown selection	
Power-up pin value	Description	
0	Power-down (Sleep mode)	
1	Power-up	

Putting the TFA9812 into power-down is equivalent to enabling Sleep mode (see <u>Section 8.2.2</u>). This mode is entered immediately and no additional clock cycles are required.

In order to prevent audible clicks, soft mute should be enabled at least $T_{d(soft_mute)}$ seconds before enabling Sleep mode.

The specified low current and power conditions in <u>Table 1</u> are valid within 10 μ s after enabling Sleep mode.

8.4 Digital audio data input

8.4.1 Digital audio data format support

The TFA9812 supports a commonly used range of I^2S and I^2S -like digital audio data input formats. These are listed in Table 12.

BCK frequency	Interface format (MSB first)	Supported in I ² C control mode	Supported in Legacy control mode
32 f _s	I ² S up to 16-bit data	yes	yes
32 f _s	MSB-justified 16-bit data	yes	yes
32 f _s	LSB-justified 16-bit data	yes	yes
48 f _s	I ² S up to 24-bit data	yes	yes
48 f _s	MSB-justified up to 24-bit data	yes	yes

Table 12. Supported digital audio data formats

Power-up/power-down selection

© NXP B.V. 2009. All rights reserved.

BCK frequency	Interface format (MSB first)	Supported in I ² C control mode	Supported in Legacy control mode
48 f _s	LSB-justified 16-bit data	yes	no
48 f _s	LSB-justified 18-bit data	yes	no
48 f _s	LSB-justified 20-bit data	yes	no
48 f _s	LSB-justified 24-bit data	yes	yes
64 f _s	I ² S up to 24-bit data	yes	yes
64 f _s	MSB-justified up to 24-bit data	yes	yes
64 f _s	LSB-justified 16-bit data	yes	no
64 f _s	LSB-justified 18-bit data	yes	no
64 f _s	LSB-justified 20-bit data	yes	no
64 f _s	LSB-justified 24-bit data	yes	no

Table 12. Supported digital audio data formats

Remark: Only MSB-first formats are supported.



In I²C control mode the following sample frequency f_s can be used: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 128 kHz, 176.4 kHz or 192 kHz. The I²C control for f_s selection can be found in Section 9.5.7.

In Legacy control mode the following sample frequencies ($\rm f_{s})$ can be used: 32 kHz, 44.1 kHz or 48 kHz.

8.4.2 Digital audio data format control

The BCK-to-WS and MCLK-to-WS frequency ratios are automatically detected, so no control settings need to be configured for these.

In I²C control mode all the formats listed in <u>Table 12</u> are supported. The appropriate I²C controls for selecting the supported formats can be found in <u>Section 9</u>. In the Legacy control mode only a subset of the supported formats can be used. These are shown in <u>Table 12</u> and the required pin control is given in <u>Table 13</u>.

See <u>Section 8.2.1</u> for details of how to enable Legacy control mode.

Table 13. Digital audio data format selection in Legacy control mode		
SCL/SFOR pin value	Interface formats (MSB-first)	
0	I ² S	
1	MSB-justified	

8.5 Digital signal-processing features

8.5.1 Equalizer

8.5.1.1 Equalizer options

The equalizer function can be bypassed and the equalizer can be configured to either a 5-band or 10-band function. These settings are for both audio channels simultaneously.

There are 20 bands in the equalizer. These are distributed as follows:

- Bands A1 to A5 are bands 1 to 5 of output 1 (used in 5-band and 10-band configuration).
- Bands B1 to B5 are bands 1 to 5 of output 2 (used in 5-band and 10-band configuration).
- Bands C1 to C5 are bands 6 to 10 of output 1 (used in 10-band configuration only).
- Bands D1 to D5 are bands 6 to 10 of output 2 (used in 10-band configuration only).

In I²C control mode each band can be configured separately using I²C register settings.

In Legacy control mode the equalizer is bypassed.

8.5.1.2 Equalizer band function

The shape of each parametric equalizer band is determined by the three filter parameters:

- (Relative) center frequency $\omega = 2\pi (f_c/f_s)$.
- Quality factor Q.
- Gain factor G.

TFA9812

In the above equation f_c is the center frequency and f_s is the sample frequency.

The definition of the quality factor is the center frequency divided by the 3 dB bandwidth, see Equation 1. In parametric equalizers this is only valid when the gain is set very small (-30 dB).

$$Q = \frac{f_c}{f_2 - f_1}; \qquad f_1: \qquad 20^{10} log \left(\frac{A_{f_1}}{A_{f_c}}\right) = 3 dB \ f_c > f_1$$

$$f_2: \qquad 20^{10} log \left(\frac{A_{f_2}}{A_{f_c}}\right) = 3 dB \ , f_2 > f_c$$
(1)

Each band filter can be programmed to perform a band-suppression (G < 1) or a band-amplification (G > 1) function around the center frequency.

Each band of the TFA9812 equalizer has a second-order Regalia-Mitra all-pass filter structure. The structure is shown in Figure 5.



The transfer function of this all-pass filter is shown in Equation 2:

$$H(z) = 1/2 \cdot (1 + A(z)) + K_0/2 \cdot (1 - A(z))$$
⁽²⁾

A(z) is the second-order filter structure. The transfer function of A(z) is shown in Equation 3:

$$A(z) = \frac{K_1 + K_2 \cdot (1 + K_1) \cdot Z^{-1} + Z^{-2}}{1 + K_2 \cdot (1 + K_1) \cdot Z^{-1} + K_1 \cdot Z^{-2}}$$
(3)

The relationship between the programmable parameters K_0 , K_1 , and K_2 and the filter parameters G, ω , Q is shown in Equation 4 and Equation 5.

Use Equation 4 to calculate band suppression (G < 1) functions.

$$K_{0} = G$$

$$K_{1} = -\cos\omega$$

$$K_{2} = (2Q \cdot G - \sin\omega)/(2Q \cdot G + \sin\omega)|_{G < 1}$$
(4)

Use Equation 5 to calculate band amplification (G \ge 1) functions.

TFA9812

$$K_{0} = G$$

$$K_{1} = -\cos\omega$$

$$K_{2} = (2Q - \sin\omega)/(2Q + \sin\omega) \Big|_{G \ge 1}$$
(5)

The ranges of the TFA9812 parametric equalizer settings for each band are:

- The Gain, G is from -30 dB to +12 dB.
- The center frequency, f_c is from 0.0004 * f_s to 0.49 * f_s.
- The quality factor Q is from 0.001 to 8.

Using I²C control, filter coefficients need to be entered for each filter stage to configure it as desired.

Figure 6, Figure 7 and Figure 8 show some of the possible transfer functions of the equalizer bands. The relations are symmetrical for the suppression and amplification functions. A skewing effect can be observed for the higher frequencies.

Different configurations are available for the same filter transfer function, thus allowing optimum numerical noise performance. The binary filter configuration parameters t_1 and t_2 control the actual configuration and should be chosen according to Equation 6.

$$t_1 = \begin{pmatrix} 0 & \omega \leq \pi/2 \\ I & \omega > \pi/2 \\ t_2 = \begin{pmatrix} 0 & k_2 \geq 0 \\ I & k_2 \leq 0 \end{pmatrix}$$
(6)

A maximum of 12 dB amplification per equalizer stage can be achieved with respect to the input signal. Each band of the equalizer is provided with a -6 dB amplification, so in order to prevent numerical clipping for some filter settings with over 6 dB of amplification, band filters can be scaled by 0 dB or -6 dB. For optimum numerical noise performance steps of -6 dB amplification should be applied to the highest possible sections that are still within scale signal processing safeguards. Band filters can be scaled with the binary parameters listed in Table 14.

Table 14. Equalizer scale factor coding

S	scale factor (dB)
0	0
1	-6

8.5.1.3 Equalizer band control

For compact representation with positive signed parameters, parameters k_1 ' and k_2 ' are introduced in Equation 7.

The parameters k_0 , k_1' , k_2' , t_1 , t_2 and s must be combined in two 16-bit control words, word1 and word2, and must fit within the representation given in <u>Table 15</u>. Parameters k_1' and k_2' are unsigned floating-point representations in <u>Equation 8</u>.

BTL stereo Class-D audio amplifier with I²S input

$$k_{1}' = \begin{pmatrix} 1 - k_{1} & t_{1} = 1 \\ 1 + k_{1} & t_{1} = 0 \end{pmatrix}$$

$$k_{2}' = \begin{pmatrix} 1 - k_{2} & t_{2} = 0 \\ 1 + k_{2} & t_{2} = 1 \end{pmatrix}$$

$$k_{x} = M \cdot 2^{-E} \Big|_{M < I}$$
(8)

In Equation 8, M is the unsigned mantissa and E the negative signed exponent. For example, in word2 bits [14:8] = [0111 010] represent $k_2' = (7/2^4) \times 2^{-2} = 1.09375$ 10⁻¹.

Table 15.	Equalizer control word construction		
Word	Section	Data	
word1	15	t ₁	
word1	[14:4]	11 mantissa bits of k ₁ '	
word1	[3:0]	Four exponent bits of k ₁ '	
word2	15	t ₂	
word2	[14:11]	Four mantissa bits of k_2 '	
word2	[10:8]	Three exponents bits of k ₂ '	
word2	[7:1]	k ₀	
word2	0	S	

Table 15. Equalizer control word construction

Section 9.5.4 shows the I^2C address locations of the controls for various bands of the equalizer.



BTL stereo Class-D audio amplifier with I²S input





8.5.2 Digital volume control

In I²C control mode both audio channels have separate digital volume control. In Legacy control mode the volume control of both channels is common and the volume control setting depends on the supply voltage on the pin AVOL (32).

8-bit volume control is available per channel. This is dB-linear down to -124 dB in steps of 0.5 dB. The last step of the volume control is mute.

Table 16 shows the various settings and their related channel suppression:

Gain (dB)
0
-0.5
steps of 0.5 dB
-123.5
-124
mute

 Table 16.
 Volume control channel suppression table

Section 9 shows the I²C address locations for the digital gain control for both channels.

In Legacy mode the pin AVOL (32) can be used to control the volume.

Voltage levels of 0.8 V to 2.8 V correspond linearly to control values of 00h (0 dB) to F9h (mute). See Table 16.

An external pull-up resistor connected to the $V_{DDD(3V3)}$ can be applied to provide a default volume of 0 dB. Pin AVOL has no function in I²C mode.

8.5.3 Soft mute and mute

Soft mute is available in I²C and in Legacy control modes: hard mute can be enabled only in I²C control mode.

In I²C control mode the soft mute function smoothly reduces the gain setting for both channels to mute level over a duration of $128/f_s$ seconds. The smooth shape is implemented as a raised cosine function. Soft demute results in a similar gain increase. This implementation avoids audible plops.

A different soft mute and soft demute function is implemented in Legacy mode. This works via the analog gain control under the control of pin AVOL. The analog volume control input signal is first-order low-pass filtered with a time constant of 10 ms in the digital domain. Suddenly switching on or switching off volume by setting the control voltage to > 2.8 V or < 0.8 V respectively will result in a fading which lasts approximately 15 ms (switching between 0 V and 3.3 V at AVOL).

In Legacy mode the soft demute function that is part of the automatic power-up sequence is similar to the I^2C mode soft demute function described above. The I^2C control for the soft and hard mute functions can be found In <u>Section 9</u>.

8.5.4 Output signal and word-select polarity control

In I²C control mode the TFA9812 can switch the polarity of the stereo output signal. The effect is a 180 degree phase shift of both output signals.

The TFA9812 also has the option of switching the polarity of the WS signal. Without polarity inversion the left audio signal is connected to channel 1 and the right audio signal is connected to channel 2.

The I²C control for the polarity switch can be found in <u>Section 9.5.1</u>.

8.5.5 Gain boost and clip level control

An additional gain boost of +24 dB can be selected in the TFA9812. In Legacy mode this feature can be selected with the GAIN pin, see <u>Table 17</u>.

GAIN pin value	Function
0	0 dB gain
1	+24 dB gain

Table 17.	GAIN p	in functionality
-----------	--------	------------------

The I²C controls for selecting the +24 dB gain can be found in <u>Section 9.5.6</u>. The GAIN pin has no function In I²C mode.

The TFA9812 features also specific gain settings which are related to < 0.5 %, 10 %, 20 % or 30 % clipping at the output of the TFA9812. These clipping values are only valid under the following conditions:

- The volume control is set to 0 dB.
- The gain boost is set to 0 dB.
- A 0 dBFs I²S input signal is obtained.

The I²C controls for selecting a specific clip level can be found in <u>Section 9.5.6</u>. In Legacy mode the clip level is set to 10 %.

8.5.6 Output power limiter

Output power can be limited to three discrete levels with respect to the maximum power. The maximum power output value is determined by the value of the high voltage supply. Clipping levels (see <u>Section 8.5.5</u>) still apply to the maximum levels of reduced output voltage swings.

In I²C control mode the same output power limiting levels can be selected, see <u>Section 9.5.6</u>. In Legacy control mode two pins can be used to select the output power limit level as shown in <u>Table 18</u>.

Pin value		Function
ADSEL2/PLIM2	ADSEL1/PLIM1	
0	0	Maximum power
0	1	Maximum power – 1.5 dB
1	0	Maximum power – 3.0 dB
1	1	Maximum power – 4.5 dB

Table 18. Legacy mode output power limiter control

8.5.7 PWM control for performance improvement

The PWM switching frequency of the TFA9812 is dependent on:

- The sampling frequency, fs.
- The sampling frequency setting, f_s (selected) (see Section 9.5.7).
- The PWM switching frequency setting, f_{sw} (selected) (see <u>Section 9.5.6</u>).

Equation 9 shows the relationship between these settings and the PWM carrier frequency:

$$f_{sw} = \frac{f_s}{f_{s(selected)}} \cdot f_{sw(selected)}$$

(9)

The selected PWM switching frequency is 400 kHz by default and can be set to 350 kHz, 700 kHz and 750 kHz in I²C control mode. In Legacy mode 400 kHz is the only option and this scales linearly if 32 kHz or 48 kHz is used as f_s .

Remark: The selected sample frequency, f_s (selected) must be equal to the sample frequency (f_s) in I²C control mode.

Remark: The performance of AM radio reception can sometimes be improved by selecting non-interfering frequencies for the PWM signal.

8.6 Class-D amplification

The Class-D power amplification of the PWM signal is carried out in two BTL power stages. The output signal voltage level is determined by the values on the V_{DDP} pins.

The power amplifiers can be explicitly put into 3-state mode by using the pin ENABLE as shown in Table 19. The ENABLE pin is functional in Legacy mode and in I²C mode.

Table 19. ENABLE pin functionality

ENABLE pin value	Function	
0	Output stages in 3-state mode.	
1	Switching enabled 1.	

[1] Can be overruled by a forced 3-state in Sleep or Fault mode.

8.7 Protection mechanisms

The TFA9812 has a wide range of protection mechanisms to facilitate optimal and safe application. All of these are active in both I^2C and Legacy control modes.

The following protections are included in the TFA9812:

- Thermal Foldback (TF)
- OverTemperature Protection (OTP)
- OverCurrent Protection (OCP)
- OverVoltage Protection (OVP)
- UnderVoltage Protection (UVP)
- Window Protection (WP)
- Lock Protection (LP)
- UnderFrequency Protection (UFP)
- OverFrequency Protection (OFP)
- Invalid BCK Protection (IBP)
- DC-blocking
- ESD

The reaction of the device to the different fault conditions differs per protection.

8.7.1 Thermal foldback

If the junction temperature of the TFA9812 exceeds the programmable Thermal foldback threshold temperature the gain of the amplifier is decreased gradually to a level where the combination of dissipation (P) and the thermal resistance from junction to ambient ($R_{th(j-a)}$) results in a junction temperature around the threshold temperature.

This means that the device will not completely switch off, but remains operational at lower output power levels. Especially with music output signals this feature enables high peak output power while still operating without any external heat sink other than the printed-circuit board area. If the junction temperature still increases due to external causes, the OTP switches the amplifier to 3-state mode.

Under I²C control the Thermal foldback threshold temperature value can be lowered (see <u>Section 9.5.8</u>): In Legacy control mode the default threshold value of 125 °C is fixed.

8.7.2 Overtemperature protection

This is a 'hard' protection to prevent heat damage to the TFA9812. The overtemperature threshold level is the 160 $^{\circ}$ C junction temperature.

When the threshold temperature is exceeded the output stages are set to 3-state mode. The temperature is then checked at 1 μ s intervals and the output stages will operate normally again once the temperature has dropped below the threshold level.

OTP is flagged by a low DIAG pin. The TFA9812 temperature is an I²C reading, see Section 9.5.9.

Under normal conditions thermal foldback prevents the overtemperature protection from being triggered.

8.7.3 Overcurrent protection

The output current of the power amplifiers is current-limited. When an output stage exceeds a current of 3 A typical, the output stages are set to 3-state mode and after 1 μ s the stages will start operating normally again. These interruptions are not audible.

OCP is flagged by a low DIAG pin and by a high DIAG I²C status bit, see Section 9.5.10. I²C settings remain valid.

8.7.4 Overvoltage protection

The supply for the power stages (V_{DDA} , V_{DDP}) is protected against overvoltage. When a supply voltage exceeds 20 V the device will enter Sleep mode. When the supply voltage has fallen below 20 V again the power-up sequence is started.

OVP is flagged by a low DIAG pin and by a high DIAG I²C status bit, see Section 9.5.10. I²C settings remain valid.

8.7.5 Undervoltage protections

The supplies are protected against undervoltage. When this is detected the device will enter Sleep mode. When the supply voltage has risen to a sufficient level again the power-up sequence is started.

<u>Table 20</u> shows the UVP trigger levels for the V_{DDA} and $V_{DDA(3V3)}$ supplies:

Table 20.	Undervoltage trigger levels		
Pin name	UVP level		DIAG pin (protection active)
	Min	Max	
V _{DDA}	\geq 7 V	< 8 V	LOW
V _{DDA(3V3)}	≥ 1.6 V	< 3 V	-

8.7.6 Overdissipation protection

When the output current of the power amplifiers exceeds a current value of 3 A and the temperature is above 140 °C, overdissigation protection is activated and the device enters Sleep mode. A restart will be initiated automatically when the two overdissipation conditions are both changed to 'false'.

Overdissipation is flagged by a low DIAG pin and by a high DIAG I²C status bit, see Section 9.5.10.

Under normal conditions thermal foldback prevents overdissipation protection from being triggered. I²C settings remain valid.

8.7.7 Window protection

Window protection is a feature for protecting the device against shorts from the outputs to the ground or supply lines. If during power-up one of the outputs is shorted to V_{SSPx} or V_{DDP} , power-up does not proceed any further. The trigger levels for these conditions are:

- OUTxx > $V_{DDA} 1 V$, or
- OUTxx < REFA + 1 V.

The WP alarm is flagged by a low DIAG pin and by a high DIAG I²C status bit, see Section 9.5.10.

8.7.8 Lock protection

When the selected clock input source (MCLK, BCK or crystal) stops running, the TFA9812 is able to detect this and set the output stages to 3-state mode. Without this protection peripheral devices in an application might be damaged.

The PLL lock indication is an I²C reading and will be 'false' in the event of a clock interruption, see Section 9.5.10.

8.7.9 Underfrequency protection

UFP sets the output stages to 3-state mode when the clock input source is too low. The PWM switching frequency can becomes critically low when the clock input source is lower than specified. Without UFP peripheral devices in an application might be damaged.

The status of the UFP is shown in I²C reading register, see Section 9.5.10.

8.7.10 Overfrequency protection

OFP sets the output stages to 3-state mode when the clock input source is too high. The PWM controller can become unstable when the clock input source is higher than specified. Without OFP peripheral devices in an application might be damaged.

The status of the OFP is shown in I²C reading register, see Section 9.5.10.