# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **TFA9881** 3.4 W PDM input class-D audio amplifier Rev. 3 – 23 April 2013

**Product data sheet** 

# 1. General description

The TFA9881 is a mono, filter-free class-D audio amplifier in a 9-bump WLCSP (Wafer Level Chip-Size Package) with a 400  $\mu m$  pitch.

The digital input interface is an over-sampled Pulse Density Modulated (PDM) bit stream. The TFA9881 receives audio and control settings via this interface. Dedicated silence patterns are used to configure the control settings of the device, such as mute, gain, Pulse Width Modulated (PWM) output slope, clip control and bandwidth extension (this control mechanism is not required if the default settings are used). The Power-down to Operating mode transition is triggered when a clock signal is detected.

The device features low RF susceptibility because it has a digital input interface that is insensitive to clock jitter. The second order closed loop architecture used in the TFA9881 provides excellent audio performance and high supply voltage ripple rejection.

# 2. Features and benefits

- Small outline WLCSP9 package: 1.3 × 1.3 × 0.6 mm
- Wide supply voltage range (fully operational from 2.5 V to 5.5 V)
- = High efficiency (90 %, 4  $\Omega/20~\mu H$  load) and low power dissipation
- Quiescent power:
  - 6.5 mW (V<sub>DDD</sub> = 1.8 V, V<sub>DDP</sub> = 3.6 V, 4  $\Omega$ /20  $\mu$ H load, f<sub>clk</sub> = 2.048 MHz)
  - ◆ 7.8 mW (V<sub>DDD</sub> = 1.8 V, V<sub>DDP</sub> = 3.6 V, 4 Ω/20  $\mu$ H load, f<sub>clk</sub> = 6.144 MHz)
- Output power:
  - 1.4 W into 4  $\Omega$  at 3.6 V supply (THD = 1 %)
  - 2.7 W into 4  $\Omega$  at 5.0 V supply (THD = 1 %)
  - 3.4 W into 4 Ω at 5.0 V supply (THD = 10 %)
- Output noise voltage: 24 μV (A-weighted)
- Signal-to-noise ratio: 103 dB (V<sub>DDP</sub> = 5 V, A-weighted)
- Fully short-circuit proof across load and to supply lines
- Current limiting to avoid audio holes
- Thermally protected
- Undervoltage and overvoltage protection
- High-pass filter for DC blocking
- Invalid data protection
- Simple two-wire interface for audio and control settings
- Left/right selection
- Three gain settings: -3 dB, 0 dB and +3 dB
- PWM output slope setting for EMI reduction



### 3.4 W PDM input class-D audio amplifier

- Bandwidth extension to support low sampling frequencies
- Clip control for smooth clipping
- Mute mode
- 'Pop noise' free at all mode transitions
- Short power-up time: 2 ms
- Short power-down time: 5 μs
- 1.8 V/3.3 V tolerant digital inputs
- Low RF susceptibility
- Insensitive to input clock jitter
- Only two external components required

# 3. Applications

- Mobile phones
- PDAs
- Portable gaming devices
- Portable Navigation Devices (PND)
- Notebooks/Netbooks
- MP3 players/Portable media players

# 4. Quick reference data

#### Table 1. Quick reference data

All parameters are guaranteed for  $V_{TEST} = V_{DDP} = 3.6 \text{ V}$ ;  $V_{DDD} = 1.8 \text{ V}$ ;  $R_L = 4 \Omega^{(1)}$ ;  $L_L = 20 \mu H^{(1)}$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{clk} = 6.144 \text{ MHz}$ ;  $T_{amb} = 25 \text{ °C}$ ; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDP</sub>	power supply voltage	on pin V <sub>DDP</sub>	2.5	-	5.5	V
V <sub>DDD</sub>	digital supply voltage	on pin V <sub>DDD</sub>	1.65	1.8	1.95	V
I <sub>DDP</sub>	power supply current	Operating mode with load	-	1.5	1.7	mA
		Mute mode	-	1.1	1.2	mA
		Power-down mode	-	0.1	1	μA
I <sub>DDD</sub>	digital supply current	Operating mode	-	1.35	1.5	mA
		Mute mode	-	1.25	1.4	mA
		Power-down mode CLK = 0 V; DATA = 0 V	-	2	8	μA
P <sub>o(RMS)</sub>	RMS output power	THD + N = 1 %				
		$V_{DDP} = 3.6 V, f_i = 100 Hz$	-	1.4	-	W
		$V_{DDP} = 5.0 \text{ V}, \text{ f}_{\text{i}} = 100 \text{ Hz}$	-	2.7	-	W
		THD + N = 10 %				
		$V_{DDP} = 5.0 \text{ V}, f_i = 100 \text{ Hz}$	-	3.4	-	W
$\eta_{\text{po}}$	output power efficiency	$P_{o(RMS)} = 1.4 \text{ W}$	-	90	-	%

[1]  $R_L$  = load resistance;  $L_L$  = load inductance.

# 5. Ordering information

Table 2. Ordering information						
Type number	Package					
	Name	Description	Version			
TFA9881UK	WLCSP9	wafer level chip-size package; 9 bumps; 1.3 x 1.3 x 0.6 mm	TFA9881UK			

# 6. Block diagram



3 of 32

### 3.4 W PDM input class-D audio amplifier

# 7. Pinning information

# 7.1 Pinning





# 7.2 Pin description

Table 3.	Pin descripti	on	
Symbol	Pin	Туре	Description
DATA	A1	I	data input
LRSEL	A2	I	left/right selection
OUTB	A3	0	inverting output
V <sub>DDD</sub>	B1	Р	digital supply voltage (1.8 V)
V <sub>DDP</sub>	B2	Р	power supply voltage (2.5 V to 5.5 V)
GND	B3	Р	ground reference
CLK	C1	I	clock input
TEST	C2	I	test pin (must be connected to $V_{\text{DDP}}$ )
OUTA	C3	0	non-inverting output

# 8. Functional description

The TFA9881 is a high-efficiency mono Bridge Tied Load (BTL) class-D audio amplifier with a digital stereo PDM input interface. A High-Pass (HP) filter removes the DC components from the incoming PDM stream. This stream is subsequently converted into two PWM signals. A 3-level PWM scheme supports filterless speaker drive.

# 8.1 Mode selection and interfacing

The TFA9881 supports four operating modes:

- · Power-down mode, with low supply current
- **Mute mode**, in which the output stages are floating so that the audio input signal is suppressed
- Operating mode, in which the amplifier is fully operational, delivering an output signal
- Fault mode

The TFA9881 switches to Fault mode automatically when a protection mechanism is activated (see <u>Section 8.6</u>). The defined patterns required on the CLK and DATA inputs to select the other three modes are given in <u>Table 4</u>.

Power-down mode is selected when there is no clock signal on the CLK input. Applying the clock signal will cause the TFA9881 to switch from Power-down mode to Operating mode. Power-down mode is also activated when the power-down silence pattern (at least 128 consecutive 0xAC bytes) is detected on the DATA input (see <u>Section 8.4.1</u>). The TFA9881 will switch to Power-down mode after byte 128 and will remain in Power-down mode as long as a continuous stream of consecutive 0xAC bytes is being received. It will switch to Operating mode if a byte other than 0xAC is received.

Mute mode is activated when the mute silence pattern (at least 32 consecutive 0x66 bytes) is detected on the DATA input. The TFA9881 will switch to Mute mode after byte 32 and will remain in Mute mode until a byte other than 0x66 is received.

Mode	Pins					
	CLK frequency	Data pattern	OUTA, OUTB			
Power-down	0 Hz	don't care	floating			
	2 MHz to 8 MHz	activated after 128 consecutive 0xAC bytes	floating			
Mute	2 MHz to 8 MHz	activated after 32 consecutive 0x66 bytes	floating			
Operating	2 MHz to 8 MHz	PDM bit stream	switching			

Table 4.Mode selection

# 8.2 Digital stereo PDM audio input

The TFA9881 supports the digital stereo PDM stream illustrated in <u>Figure 5</u>. <u>Table 5</u> shows the pin control configuration for left and right selection.

#### 3.4 W PDM input class-D audio amplifier



# Table 5. Left/right selection

LRSEL pin state	Description
LOW	left content amplified
HIGH	right content amplified

# 8.3 Power up/down sequence

The TFA9881 power-up/power-down sequence is shown in Figure 6. External power supplies  $V_{DDP}$  and  $V_{DDD}$  should be within their operating limits before the TFA9881 switches to Operating mode. The TFA9881 should be switched to Power-down mode before the power supplies are disconnected or turned off.



#### Table 6. Power-up/power-down timing

All parameters are guaranteed for  $V_{TEST} = V_{DDP} = 3.6 \text{ V}$ ;  $V_{DDD} = 1.8 \text{ V}$ ;  $R_L = 4 \Omega^{[1]}$ ;  $L_L = 20 \mu H^{[1]}$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{clk} = 6.144 \text{ MHz}$ ;  $T_{amb} = 25 \text{ °C}$ ; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>d(on)</sub>	turn-on delay time		[2]	-	2	ms
t <sub>d(off)</sub>	turn-off delay time		[2] _	-	5	μs

[1]  $R_L$  = load resistance;  $L_L$  = load inductance.

[2] Inversely proportional to f<sub>clk</sub>.

# 8.4 Control settings

Control settings are not needed if the default values are adequate.

# 8.4.1 Silence pattern recognition

The TFA9881 can detect control settings on the PDM input by means of silence pattern recognition. A silence pattern has the following properties:

- All audio bytes have the same value
- Each audio byte must contain four zeros and four ones

The ten silence patterns recognized by the TFA9881 are listed in the first column of <u>Table 7</u>. The second column contains the related audio bytes that are generated when the silence patterns are phase shifted by 1, 2, 3, 4, 5, 6 and 7 bits.

The TFA9881 reacts as follows on receiving a silence pattern (see Table 8):

- After receiving 32 consecutive silence pattern audio bytes, the TFA9881 sets the outputs floating.
- After receiving 128 consecutive silence pattern audio bytes, the TFA9881 activates the appropriate control setting (see column three of <u>Table 7</u>).

**Remark:** Only the control settings associated with silence patterns containing audio bytes 0xD2, 0xD4, 0xD8, 0xE1, 0xE2, 0xE4 and 0xAA can be set during power-up (before the power-up delay time,  $t_{d(on)}$ , has expired). After power-up, only silence patterns containing bytes 0x66 and 0xAC will be recognized. All other silence patterns are ignored.

All control settings can be activated when:

- control silence patterns are transmitted after the TFA9881 has been switched to Power-down mode on receipt of a power-down silence pattern (at least 128 consecutive 0xAC bytes)
- control silence patterns are transmitted after the clock input has stopped and then started again (power-up)

If a silence pattern containing more than 128 consecutive silence pattern audio bytes is received during power-up, the TFA9881 outputs will remain floating until a different audio byte is received. It will then switch to Operating mode. Once the TFA9881 has powered up, only 'mute' (0x66) and 'power-down' (0xAC) control patterns are recognized.

All registers are reset to their default values if silence pattern 0xAA is received or the  $V_{DDD}$  supply is removed.

Table 7.	Silence patterns	
Byte	Related bytes <sup>[1]</sup>	Control settings
0xD1	0xE8/74/3A/1D/8E/47/A3	reserved for test purposes
0xD2	0x69/B4/5A/2D/96/4B/A5	clip control on; see Section 8.4.2
0xD4	0x6A/35/9A/4D/A6/53/A9	gain = $-3 \text{ dB} (V_{DDP} = 2.5 \text{ V})$ ; see Section 8.4.3
0xD8	0x6C/36/1B/8D/C6/63/B1	gain = +3 dB ( $V_{DDP}$ = 5.0 V); see <u>Section 8.4.3</u>
0xE1	0xF0/78/3C/1E/0F/87/C3	slope low (EMC); see Section 8.4.4
0xE2	0x71/B8/5C/2E/17/8B/C5	Dynamic Power Stage Activation (DPSA) off; see Section 8.4.5

Table 7.	Silence	patterns	continued
	Olichicc	putterns	comunaca

Byte	Related bytes <sup>[1]</sup>	Control settings
0xE4	0x72/39/9C/4E/27/93/C9	bandwidth extension on ( $f_s = 32 \text{ kHz or}$ $f_{clk} = 64f_s$ ); see <u>Section 8.4.6</u>
0xAA	0x55	defaults; no mute, reset settings to default
0x66[2]	0x33/99/CC	Mute mode (no setting); see Section 8.4.7
0xAC[2]	0x56/2B/95/CA/65/B2/59	Power-down mode; see Section 8.4.8

[1] The related bytes are the bytes from the first column phase shifted by 1, 2, 3, 4, 5, 6 and 7 bits.

[2] A silence pattern containing this byte will be recognized once the TFA9881 has powered up.

Table 8. Slience pattern recogniti	on
------------------------------------	----

Bytes 1 to 32	33 127, 128	129
	Mute mode (outputs floating)	control setting activated

# 8.4.2 Clip control

TFA9881 clip control is off by default. Clip control can be turned on via silence pattern 0xD2 (see <u>Section 8.4.1</u>). The TFA9881 clips smoothly with clip control on. Output power is at maximum with clip control off.

## 8.4.3 Gain selection

Signal conversion from digital audio in to PWM modulated audio out is independent of supply voltages  $V_{DDP}$  and  $V_{DDD}$ . At the default gain setting (0 dB), the audio output signal level is just below the clipping point at a supply voltage of 3.6 V at -6 dBFS (peak) input. The TFA9881 supports two further gain settings to support full output power at  $V_{DDP} = 2.5$  V and  $V_{DDP} = 5.0$  V. The gain settings can be selected via silence patterns 0xD4 and 0xD8 (see Section 8.4.1).

<u>Table 9</u> details the corresponding peak output voltage level at –6 dBFS for the three gain settings.

#### Table 9. Output voltage

All parameters are guaranteed for  $V_{TEST} = V_{DDP} = 3.6 \text{ V}$ ;  $V_{DDD} = 1.8 \text{ V}$ ;  $L_L = 20 \ \mu \text{H}^{[1]}$ ,  $f_{clk} = 6.144 \text{ MHz}$ ,  $T_{amb} = 25 \ ^{\circ}\text{C}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>oM</sub>	peak output voltage	at -6 dBFS (peak) digital input				
		gain = –3 dB, $V_{DDP}$ = 2.5 V, $R_L$ = 4 $\Omega$	<u>[1]</u> -	2.3	-	V
		gain = 0 dB, $V_{DDP}$ = 3.6 V, $R_L$ = 4 $\Omega$ ; default	<u>[1]</u> -	3.3	-	V
		gain = +3 dB, $V_{DDP}$ = 5.0 V, $R_L$ = 8 $\Omega$ , $L_L$ = 44 $\mu$ H	<u>[1]</u> -	4.7	-	V

[1]  $R_L$  = load resistance;  $L_L$  = load inductance.

### 8.4.4 PWM slope selection

The rise and fall times of the PWM output edges can be set to one of two values, as detailed in <u>Table 10</u>. The default setting is 'slope normal' (10 ns with  $V_{DDP} = 3.6 \text{ V}$ ). 'Slope low' is selected via silence pattern 0xE1 (see <u>Section 8.4.1</u>). This function is implemented to reduce Electro-Magnetic Interference (EMI).

Table 10. Slope rise and fall times	
Setting	Rise and fall times of the PWM output edges
slope low	40 ns with $V_{DDP} = 3.6 V$
slope normal; default setting	10 ns with $V_{DDP}$ = 3.6 V

# 8.4.5 Dynamic Power Stage Activation (DPSA)

The TFA9881 uses DPSA to regulate current consumption in line with the level of the incoming audio stream. This function switches off power stage sections that are not needed, reducing current consumption.

Each of the TFA9881 H-bridge power stages is divided into eight sections. The number of power stage sections activated depends on the level of the incoming audio stream. The thresholds used by the DPSA to determine how many stages are switched on are given in Table 11. The DPSA signal is used as a reference signal for switching power stage sections on and off. The DPSA signal will rise in tandem with the rectified audio input signal. When the rectified audio input signal falls, the DPSA decreases with a negative exponential function, as illustrated in Figure 7.

The DPSA function can be switched off via silence pattern 0xE2. When DPSA is off, all power stage sections are activated in Operating mode.

#### Table 11. DPSA input levels

Setting	Number of power stage sections active
$\leq$ 0.035 $\times$ full scale (–29 dBFS)	1
$> 0.035 \times \text{full scale} (-29 \text{ dBFS})$	2
$> 0.07 \times \text{full scale} (-23 \text{ dBFS})$	4
> 0.105 × full scale (-19.5 dBFS)	8



### 8.4.6 Bandwidth extension

The TFA9881 output spectrum has a sigma-delta converter characteristic. Figure 8 illustrates the output power spectrum of the TFA9881 when it is receiving a PDM input stream without audio content and with bandwidth extension off. The quantization noise is shaped above the band of interest. The band of interest (bandwidth) is determined by the

TFA9881 Product data sheet

corner frequency where the noise is increasing. The bandwidth in <u>Figure 8</u> scales with the clock input frequency. This bandwidth can be extended via the bandwidth extension silence pattern (0xE4; see <u>Section 8.4.1</u>). The PWM switching frequency also scales with the bandwidth extension setting. The bandwidth and the PWM switching frequency when bandwidth extension is on and off are given in Table 12.

**Remark:** The Bandwidth extension should be switched off when  $f_{clk} > 4.1$  MHz.

#### Table 12. Bandwidth extension setting

-	·	
Setting	Bandwidth	Switching frequency
bandwidth extension on	$\frac{f_{clk}}{128}$	$rac{f_{clk}}{8}$
bandwidth extension off; default setting	$\frac{f_{clk}}{256}$	$rac{f_{clk}}{16}$



### 8.4.7 Mute

Mute mode is activated when the mute silence pattern (at least 32 consecutive 0x66 bytes) is applied on the DATA input. The TFA9881 remains in Mute mode as long as the 0x66 pattern is repeated. It will return to Operating mode when a pattern other than 0x66 is received. Transitions to and from Mute mode occur as soon as the relevant pattern is recognized by the TFA9881 (hard mute and hard unmute).

### 8.4.8 Power-down

Power-down mode is activated when the power-down silence pattern (at least 128 consecutive 0xAC bytes) is applied on the DATA input. The TFA9881 remains in Power-down mode as long as the 0xAC pattern is repeated. It will return to Operating mode when a pattern other than 0xAC is received.

# 8.5 High-pass filter

The high-pass filter will block the DC components in the incoming audio stream. The cut-off frequency,  $f_{high(-3dB)}$ , is determined by the clock frequency, and is defined in Equation 1:

$$f_{high(-3dB)} = \frac{-f_{clk} \cdot \ln(8191/8192)}{16 \cdot k \cdot \pi}$$
(1)

where k depends on the bandwidth extension setting (see Section 8.4.6):

- k = 2 if bandwidth extension is off
- k = 1 if bandwidth extension is on

 $f_{high(-3dB)}$  is about 7.5 Hz at a clock frequency of 6.144 MHz when bandwidth extension is off. The high-pass filter is always enabled.

**Remark:** Care should be taken when DC dither is applied to the PDM audio input stream. The PDM source should slowly increase this DC-dither to avoid pop noise.

# 8.6 Protection mechanisms

The following protection circuits are included in the TFA9881:

- Invalid Data Protection (IDP)
- OverTemperature Protection (OTP)
- OverVoltage Protection (OVP)
- UnderVoltage Protection (UVP)
- OverCurrent Protection (OCP)

The reaction of the device to fault conditions differs depending on the protection circuit involved.

### 8.6.1 Invalid Data Protection (IDP)

IDP is designed to detect the absence of a data input signal. IDP is activated when 128 consecutive 0s or 1s are received on the DATA input.

IDP is disabled when a PDM stream that does not contain 128 consecutive 0s or 1s is received. The output stages are set floating when IDP is active.

**Remark:** The maximum PDM input modulation depth should be limited to avoid false IDP triggering.

# 8.6.2 OverTemperature Protection (OTP)

OTP prevents heat damage to the TFA9881. It is triggered when the junction temperature exceeds 130 °C. When this happens, the output stages are set floating. OTP is cleared automatically via an internal timer (100 ms with  $f_{clk} = 6.144$  MHz), after which the output stages will start to operate normally again.

# 8.6.3 Supply voltage protection mechanisms (UVP and OVP)

UVP is activated, setting the outputs floating, if V<sub>DDP</sub> drops below the undervoltage protection threshold, V<sub>P(uvp)</sub>. This transition will be silent, without pop noise. When the supply voltage rises above V<sub>P(uvp)</sub> again, the system will be restarted after 100 ms with f<sub>clk</sub> = 6.144 MHz.

OVP is activated, setting the power stages floating, if the supply voltage rises above the overvoltage protection threshold,  $V_{P(ovp)}$ . The power stages are re-enabled as soon as the supply voltage drops below  $V_{P(ovp)}$  again. The system will be restarted after 100 ms with  $f_{clk} = 6.144$  MHz.

Note that a supply voltage > 5.5 V may damage the TFA9881.

# 8.6.4 OverCurrent Protection (OCP)

OCP will detect a short circuit across the load or between one of the amplifier outputs and one of the supply lines. If the output current exceeds the overcurrent protection threshold  $(I_{O(ocp)})$ , it will be limited to  $I_{O(ocp)}$  while the amplifier outputs are switching (the amplifier is not powered down completely). This is called current limiting. The amplifier can distinguish between an impedance drop at the loudspeaker and a low-ohmic short circuit across the load or to one of the supply lines. The impedance threshold depends on which supply voltage is being used:

- In the event of a short circuit across the load or a short to one of the supply lines, the audio amplifier is switched off completely. It will try to restart again after approximately 100 ms with  $f_{clk} = 6.144$  MHz. If the short-circuit condition is still present after this time, this cycle will be repeated. Average dissipation will be low because of the short duty cycle.
- In the event of an impedance drop (e.g. due to dynamic behavior of the loudspeaker), the same protection mechanism will be activated. The maximum output current is again limited to I<sub>O(ocp)</sub>, but the amplifier will not switch off completely (thus preventing audio holes from occurring). This will result in a clipped output signal without artifacts.

12 of 32

# 3.4 W PDM input class-D audio amplifier

# 9. Internal circuitry

Table 13.	Internal circuitry	
Pin	Symbol	Equivalent circuit
A1	DATA	
C1	CLK	A1, C1 ESD B3 010aaa714
B1	V <sub>DDD</sub>	
B2	V <sub>DDP</sub>	B1, B2
		B3010aaa715
A2	LRSEL	
C2	TEST	A2, C2
		B3
A3	OUTB	
C3	OUTA	B2 A3, C3
		B3 010aaa717

# 10. Limiting values

#### Table 14. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V <sub>DDP</sub>	power supply voltage	on pin V <sub>DDP</sub>	-0.3	+5.5	V
V <sub>DDD</sub>	digital supply voltage	on pin V <sub>DDD</sub>	-0.3	+1.95	V
Tj	junction temperature		-	+150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>x</sub>	voltage on pin x	pins CLK and DATA	-0.3	+3.6	V
		pins OUTA and OUTB	-0.6	$V_{DDP} + 0.6$	V
		pins TEST and LRSEL	-0.6	V <sub>DDP</sub>	V
$V_{\text{ESD}}$	electrostatic discharge voltage	according to the Human Body Model (HBM)	[1]		
		pins OUTA and OUTB	-8	+8	kV
		any other pin	-2	+2	kV
		according to the Charge Device Model (CDM)	<u>[1]</u> –500	+500	V
		according to the Machine Model (MM)	<u>[1]</u> –200	+200	V

[1] Measurements taken on the TFA9881 in a HVSON10 package (engineering samples) due to handling restrictions with WLCSP9.

# **11. Thermal characteristics**

# Table 15.Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air; natural convection		
		JEDEC test board	128	K/W
		2-layer application board	97	K/W
$\Psi_{j\text{-top}}$	thermal characterization parameter from junction to top of package		[2] 12	K/W

[1] Measured on a JEDEC high K-factor test board (standard EIA/JESD 51-7).

[2] Value depends on where measurement is taken on package.

# 12. Characteristics

# 12.1 DC characteristics

#### Table 16. DC characteristics

All parameters are guaranteed for  $V_{TEST} = V_{DDP} = 3.6 \text{ V}$ ;  $V_{DDD} = 1.8 \text{ V}$ ;  $R_L = 4 \Omega^{[1]}$ ;  $L_L = 20 \mu H^{[1]}$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{clk} = 6.144 \text{ MHz}$ ;  $T_{amb} = 25 \text{ °C}$ ; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDP</sub>	power supply voltage	on pin V <sub>DDP</sub>	2.5	-	5.5	V
V <sub>DDD</sub>	digital supply voltage	on pin V <sub>DDD</sub>	1.65	1.8	1.95	V
I <sub>DDP</sub>	power supply current	Operating mode with load				
		-	-	1.5	1.7	mA
		f <sub>clk</sub> = 2.048 MHz bandwidth extension on	-	1.38	-	mA
		Mute mode		1.1	1.2	mA
		Power-down mode	-	0.1	1	μA
I <sub>DDD</sub>	digital supply current	Operating mode				
		-	-	1.35	1.5	mA
		f <sub>clk</sub> = 2.048 MHz bandwidth extension on	-	0.83	-	mA
		Mute mode				
		-	-	1.25	1.4	mA
		f <sub>clk</sub> = 2.048 MHz bandwidth extension on	-	0.78	-	mA
		Power-down mode CLK = 0 V, DATA = 0 V	-	2	8	μA
Series resis	stance output power switches					
R <sub>DSon</sub>	drain-source on-state resistance	DPSA off	-	125	150	mΩ
Amplifier o	utput pins; pins OUTA and OUTB					
V <sub>O(offset)</sub>	output offset voltage	absolute value	-	-	3	mV
DATA, CLK	and LRSEL					
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DDD}$	-	3.6	V
V <sub>IL</sub>	LOW-level input voltage		-	-	$0.3V_{DDD}$	V
Ci	input capacitance		-	-	3	pF
Protection						
Tact(th_prot)	thermal protection activation temperature		130	-	150	°C
V <sub>P(ovp)</sub>	overvoltage protection supply voltage		5.5	-	6.0	V
V <sub>P(uvp)</sub>	undervoltage protection supply voltage		2.3	-	2.5	V
I <sub>O(ocp)</sub>	overcurrent protection output current		1.45	-	-	А

[1]  $R_L$  = load resistance;  $L_L$  = load inductance.

# **12.2 AC characteristics**

### Table 17. AC characteristics

All parameters are guaranteed for  $V_{TEST} = V_{DDP} = 3.6 \text{ V}$ ;  $V_{DDD} = 1.8 \text{ V}$ ;  $R_L = 4 \Omega^{(1)}$ ;  $L_L = 20 \mu H^{(1)}$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{clk} = 6.144 \text{ MHz}$ ;  $T_{amb} = 25 \text{ °C}$ ; default settings, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Output pov	ver						
P <sub>o(RMS)</sub>	RMS output power	THD + N = 1 %					
		$V_{DDP} = 3.6 V, f_i = 100 Hz$		-	1.4	-	W
		$V_{DDP} = 5.0 \text{ V}, f_i = 100 \text{ Hz}$		-	2.7	-	W
		THD + N = 1 %; R <sub>L</sub> = 8 $\Omega$ ; L <sub>L</sub> = 44 $\mu$ H					
		$V_{DDP} = 3.6 V, f_i = 100 Hz$		-	0.75	-	W
		$V_{DDP} = 5.0 \text{ V}, \text{ f}_{i} = 100 \text{ Hz}$		-	1.45	-	W
		THD + N = 10 %					
		$V_{DDP} = 3.6 \text{ V}, \text{ f}_i = 100 \text{ Hz}$		-	1.75	-	W
		$V_{DDP} = 5.0 \text{ V}, \text{ f}_{i} = 100 \text{ Hz}$		-	3.4	-	W
		THD + N = 10 %; R <sub>L</sub> = 8 $\Omega$ ; L <sub>L</sub> = 44 $\mu$ H					
		$V_{DDP} = 3.6 V, f_i = 100 Hz$		-	0.95	-	W
		$V_{DDP} = 5.0 \text{ V}, f_i = 100 \text{ Hz}$		-	1.85	-	W
Performan	се						
$\eta_{\text{po}}$	output power efficiency	$P_{o(RMS)} = 1.4 W$		-	90	-	%
THD+N	total harmonic distortion-plus-noise	$P_{o(RMS)} = 100 \text{ mW}$		-	0.02	0.1	%
V <sub>n(o)</sub>	output noise voltage	A-weighted		-	24	-	μV
S/N	signal-to-noise ratio	$V_{DDP}$ = 5 V; $V_o$ = 3.4 V (RMS); A-weighted		-	103	-	dB
PSRR	power supply rejection ratio	$V_{ripple} = 200 \text{ mV}; f_{ripple} = 217 \text{ Hz}$		-	85	-	dB
V <sub>oM</sub>	peak output voltage	At -6 dBFS (peak) digital input					
		gain = $-3$ dB; V <sub>DDP</sub> = 3.6 V R <sub>L</sub> = 4 $\Omega$ ; L <sub>L</sub> = 20 $\mu$ H		-	2.3	-	V
		gain = 0 dB; $V_{DDP}$ = 3.6 V R <sub>L</sub> = 4 $\Omega$ ; L <sub>L</sub> = 20 $\mu$ H		3.1	3.3	3.5	V
		gain = +3 dB; $V_{DDP}$ = 5.0 V R <sub>L</sub> = 8 $\Omega$ ; L <sub>L</sub> = 44 $\mu$ H		-	4.7	-	V
Power-up,	power-down and propagation time	S					
t <sub>d(on)</sub>	turn-on delay time		[2]	-	-	2	ms
t <sub>d(off)</sub>	turn-off delay time		[2]	-	-	5	μS
t <sub>PD</sub>	propagation delay		[2]	-	-	55	μS

[1]  $R_L$  = load resistance;  $L_L$  = load inductance.

[2] Inversely proportional to f<sub>clk</sub>.

## 3.4 W PDM input class-D audio amplifier

# 12.3 PDM timing characteristics

#### Table 18. PDM timing characteristics

All parameters are guaranteed for  $V_{TEST} = V_{DDP} = 3.6 \text{ V}$ ;  $V_{DDD} = 1.8 \text{ V}$ ;  $R_L = 4 \Omega^{(1)}$ ;  $L_L = 20 \mu H^{(1)}$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{clk} = 6.144 \text{ MHz}$ ;  $T_{amb} = 25 \text{ °C}$ ; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>clk</sub>	clock frequency		2	-	8	MHz
$\delta_{\text{clk}}$	clock duty cycle		40	-	60	%
t <sub>h</sub>	hold time	after clock HIGH	7	-	-	ns
		after clock LOW	7	-	-	ns
t <sub>su</sub>	set-up time	after clock HIGH	10	-	-	ns
		after clock LOW	10	-	-	ns

[1]  $R_L$  = load resistance;  $L_L$  = load inductance.



# **13. Application information**

# 13.1 ElectroMagnetic Compatibility (EMC)

EMC standards define to what degree a (sub)system is susceptible to externally imposed electromagnetic influences and to what degree a (sub)system is responsible for emitting electromagnetic signals, when in Standby mode or Operating mode.

EMC immunity and emission values are normally measured over a frequency range from 180 kHz up to 3 GHz.

# 13.1.1 Immunity

A major reason why amplifier devices pick up high frequency signals, and (after detection) manifest these in the device's audio band, is the presence of analog circuits inside the device or in the (sub)system.

The TFA9881 has digital inputs and digital outputs. Comparative tests on a TFA9881-based (sub)system show that the impact of externally imposed electromagnetic signals on the device is negligible in both Standby and Operating modes.

# 13.1.2 Emissions

Since the TFA9881 is a class-D amplifier with digitally switched outputs in a BTL configuration, it can potentially generate emissions due to the steep edges on the amplifier outputs. External components can be used to suppress these emissions. However, the TFA9881 features built-in slope control to suppress such emissions by reducing the slew rate of the BTL output signals. By reducing the slew rate, the emissions are reduced by 10 dB when compared with full-speed operation.

# 13.2 Supply decoupling and filtering

A ceramic decoupling capacitor of between 4.7  $\mu$ F and 10  $\mu$ F should be placed close to the TFA9881 for decoupling the V<sub>DDP</sub> supply. This minimizes the size of the high-frequency current loop, thereby optimizing EMC performance. The TEST bump can be used to route the V<sub>DDP</sub> bump connection (without using a PCB via).

Product data sheet

# 3.4 W PDM input class-D audio amplifier



# 13.3 Typical application diagram (simplified)

# 13.4 Curves measured in reference design (demonstration board)

All measurements were taken with  $V_{DDD} = 1.8 \text{ V}$ ,  $f_{clk} = 6.144 \text{ MHz}$ , clip control off, DPSA off and slope normal, unless otherwise specified.



# 3.4 W PDM input class-D audio amplifier



# **NXP Semiconductors**

# **TFA9881**

# 3.4 W PDM input class-D audio amplifier



# 3.4 W PDM input class-D audio amplifier





# **NXP Semiconductors**

# **TFA9881**

# 3.4 W PDM input class-D audio amplifier



3.4 W PDM input class-D audio amplifier

# 14. Package outline

WLCSP9: wafer level chip-size package; 9 bumps; 1.27 x 1.31 x 0.6 mm (Backside Coating included)



### Fig 20. Package outline TFA9881 (WLCSP9)

All information provided in this document is subject to legal disclaimers.