

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







#### TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

# 32 GBIT (4G × 8 BIT) CMOS NAND E<sup>2</sup>PROM

#### **DESCRIPTION**

The TH58NVG5S0F is a single 3.3V 32 Gbit (36,305,895,424 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as (4096 + 232) bytes  $\times$  64 pages  $\times$  16384 blocks. The device has two 4328-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 4328-byte increments. The Erase operation is implemented in a single block unit (256 Kbytes + 14.5 Kbytes: 4328 bytes  $\times$  64 pages).

The TH58NVG5SOF is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

#### **FEATURES**

Organization

x8

Memory cell array  $4328 \times 256K \times 8 \times 4$ 

Register  $4328 \times 8$ Page size 4328 bytes

Block size (256K + 14.5K) bytes

Modes

Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read

Mode control

Serial input/output Command control

· Number of valid blocks

Min 16064 blocks Max 16384 blocks

Power supply

 $V_{CC} = 2.7V$  to 3.6V

Access time

Cell array to register 30 µs max

Serial Read Cycle 25 ns min (CL=100pF)

• Program/Erase time

Auto Page Program 300 µs/page typ. Auto Block Erase 3 ms/block typ.

Operating current


 $\begin{array}{lll} \mbox{Read (25 ns cycle)} & \mbox{30 mA max.} \\ \mbox{Program (avg.)} & \mbox{30 mA max} \\ \mbox{Erase (avg.)} & \mbox{30 mA max} \\ \mbox{Standby} & \mbox{200 } \mbox{$\mu$A max} \end{array}$ 

Package

TSOP I 48-P-1220-0.50C

• 4bit ECC for each 512Byte is required.


#### **PIN ASSIGNMENT (TOP VIEW)**



#### **PINNAMES**

I/O1 to I/O8	I/O port
CE 1	Chip enable (Chip A,B)
CE 2	Chip enable (Chip C,D)
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
PSL	Power on select
WP	Write protect
RY/BY 1	Ready/Busy (Chip A,B)
RY/BY 2	Ready/Busy (Chip C,D)
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

#### **BLOCK DIAGRAM**





# **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>CC</sub>	Power Supply Voltage	-0.6 to 4.6	V
V <sub>IN</sub>	Input Voltage	-0.6 to 4.6	V
V <sub>I/O</sub>	Input /Output Voltage	$-0.6$ to $V_{CC} + 0.3  (\le 4.6 \text{ V})$	V
P <sub>D</sub>	Power Dissipation	0.3	W
T <sub>SOLDER</sub>	Soldering Temperature (10 s)	260	°C
T <sub>STG</sub>	Storage Temperature	−55 to 150	°C
T <sub>OPR</sub>	Operating Temperature	0 to 70	°C

# $\underline{\textbf{CAPACITANCE}} * (\texttt{Ta} = 25^{\circ} \texttt{C}, \, \texttt{f} = 1 \,\, \texttt{MHz})$

SYMB0L	PARAMETER	CONDITION	MIN	MAX	UNIT
C <sub>IN</sub>	Input	$V_{IN} = 0 V$	_	40	pF
C <sub>OUT</sub>	Output	V <sub>OUT</sub> = 0 V	_	40	pF

This parameter is periodically sampled and is not tested for every device.

#### **VALID BLOCKS**

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N <sub>VB</sub>	Number of Valid Blocks	16064	_	16384	Blocks

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime

The number of valid blocks is on the basis of single plane operations, and this may be decreased with two plane operations.

#### RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER		MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	Power Supply Voltage	2.7 — 3.6		3.6	V	
V <sub>IH</sub>	High Level input Voltage	2.7 V ≤ V <sub>CC</sub> ≤ 3.6 V	Vcc x 0.8	_	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low Level Input Voltage	2.7 V ≤ V <sub>CC</sub> ≤ 3.6 V	-0.3*	_	Vcc x 0.2	V

<sup>\* -2</sup> V (pulse width lower than 20 ns)

#### **DC CHARACTERISTICS** (Ta = 0 to $70^{\circ}$ C, $V_{CC} = 2.7$ to 3.6V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 V \text{ to } V_{CC}$	_	_	±10	μА
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	_	_	±10	μА
		PSL = GND or NU	_	_	30	
ICCO0 *1	Power On Reset Current	PSL = V <sub>CC</sub> , FFh command input after Power On	_	_	30	mA
I <sub>CCO1 *2</sub>	Serial Read Current	$\overline{CE} = V_{IL}$ , $I_{OUT} = 0$ mA, tcycle = 25 ns	_	_	30	mA
I <sub>CCO2</sub> *2	Programming Current	_	_	_	30	mA
I <sub>CCO3</sub> *2	Erasing Current	_	_	_	30	mA
Iccs	Standby Current	$\overline{CE} = V_{CC} - 0.2 \text{ V}, \overline{\text{WP}} = 0 \text{ V/V}_{CC},$ $PSL = 0 \text{ V/V}_{CC}/NU$	_	_	200	μА
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -0.4 mA	2.4	_	_	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 2.1 mA	_	_	0.4	V
I <sub>OL</sub> (RY/BY)	Output current of RY/BY pin	V <sub>OL</sub> = 0.4 V		8	_	mA

<sup>\*1</sup> Refer to application note (2) for detail

<sup>\*2</sup> Icco1/2/3 are the value of one chip, and an unselected chip is in Standby mode.

# AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS (Ta = 0 to 70°C, $V_{CC}$ = 2.7 to 3.6V)

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>CLS</sub>	CLE Setup Time	12	_	ns
tCLH	CLE Hold Time	5		ns
t <sub>CS</sub>	CE Setup Time	20	_	ns
t <sub>CH</sub>	CE Hold Time	5	_	ns
t <sub>WP</sub>	Write Pulse Width	12		ns
t <sub>ALS</sub>	ALE Setup Time	12	_	ns
t <sub>ALH</sub>	ALE Hold Time	5	_	ns
$t_{DS}$	Data Setup Time	12	_	ns
t <sub>DH</sub>	Data Hold Time	5	_	ns
t <sub>WC</sub>	Write Cycle Time	25	_	ns
t <sub>WH</sub>	WE High Hold Time	10	_	ns
t <sub>WW</sub>	WP High to WE Low	100	_	ns
t <sub>RR</sub>	Ready to RE Falling Edge	20	_	ns
t <sub>RW</sub>	Ready to WE Falling Edge	20	_	ns
t <sub>RP</sub>	Read Pulse Width	12	_	ns
t <sub>RC</sub>	Read Cycle Time	25	_	ns
t <sub>REA</sub>	RE Access Time	_	20	ns
tCEA	CE Access Time	_	25	ns
t <sub>CLR</sub>	CLE Low to RE Low	10	_	ns
t <sub>AR</sub>	ALE Low to RE Low	10	_	ns
t <sub>RHOH</sub>	RE High to Output Hold Time	25	_	ns
t <sub>RLOH</sub>	RE Low to Output Hold Time	5	_	ns
t <sub>RHZ</sub>	RE High to Output High Impedance	_	60	ns
t <sub>CHZ</sub>	CE High to Output High Impedance	_	20	ns
t <sub>CSD</sub>	CE High to ALE or CLE Don't Care	0	_	ns
t <sub>REH</sub>	RE High Hold Time	10	_	ns
t <sub>IR</sub>	Output-High-impedance-to- RE Falling Edge	0	_	ns
t <sub>RHW</sub>	RE High to WE Low	60		ns
t <sub>WHC</sub>	WE High to CE Low	30	_	ns
t <sub>WHR</sub>	WE High to RE Low	60	_	ns
t <sub>R</sub>	Memory Cell Array to Starting Address		30	μS
t <sub>DCBSYR1</sub>	Data Cache Busy in Read Cache (following 31h and 3Fh)	_	30	μS
t <sub>DCBSYR2</sub>	Data Cache Busy in Page Copy (following 3Ah)	_	35	μS
t <sub>WB</sub>	WE High to Busy	_	100	ns
t <sub>RST</sub>	Device Reset Time (Ready/Read/Program/Erase)	_	10/10/30/500	μS

<sup>\*1:</sup> tCLS and tALS can not be shorter than tWP

<sup>\*2:</sup> tCS should be longer than tWP + 8ns.



#### **AC TEST CONDITIONS**

PARAMETER	CONDITION	
FARAIVILTER	V <sub>CC</sub> : 2.7 to 3.6V	
Input level	0V to Vcc	
Input pulse rise and fall time	3 ns	
Input comparison level	Vcc / 2	
Output data comparison level	Vcc / 2	
Output load	C <sub>L</sub> (100 pF) + 1 TTL	

Note: Busy to ready time depends on the pull-up resistor tied to the  $RY/\overline{BY}$  pin.

(Refer to Application Note (9) toward the end of this document.)

#### PROGRAMMING AND ERASING CHARACTERISTICS

 $(Ta = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 2.7 \text{ to } 3.6\text{V})$ 

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
t <sub>PROG</sub>	Average Programming Time	_	300	700	μs	
t <sub>DCBSYW1</sub>	Data Cache Busy Time in Write Cache (following 11h)	_	0.5	1	μS	
t <sub>DCBSYW2</sub>	Data Cache Busy Time in Write Cache (following 15h)			700	μS	(2)
N	Number of Partial Program Cycles in the Same Page	_	_	4		(1)
t <sub>BERASE</sub>	Block Erasing Time	_	3	10	ms	

<sup>(1)</sup> Refer to Application Note (12) toward the end of this document.

#### **Data Output**

When tREH is long, output buffers are disabled by /RE=High, and the hold time of data output depend on tRHOH (25ns MIN). On this condition, waveforms look like normal serial read mode.


When tREH is short, output buffers are not disabled by /RE=High, and the hold time of data output depend on tRLOH (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE,ALE,/CE or falling edge of /WE, and waveforms look like Extended Data Output Mode.

<sup>(2)</sup> t<sub>DCBSYW2</sub> depends on the timing between internal programming time and data in time.




## **TIMING DIAGRAMS**


#### Latch Timing Diagram for Command/Address/Data




#### **Command Input Cycle Timing Diagram**



#### Address Input Cycle Timing Diagram




#### **Data Input Cycle Timing Diagram**






#### Serial Read Cycle Timing Diagram




#### Status Read Cycle Timing Diagram




<sup>\*: 70</sup>h represents the hexadecimal number




#### Read Cycle Timing Diagram



### Read Cycle Timing Diagram: When Interrupted by CE




#### Read Cycle with Data Cache Timing Diagram (1/2)



12 2010-12-13C


#### Read Cycle with Data Cache Timing Diagram (2/2)



Continues from 1 of last page


13 2010-12-13C

# Column Address Change in Read Cycle Timing Diagram (1/2)




Continues from 1 of next page

# Column Address Change in Read Cycle Timing Diagram (2/2)




#### **Data Output Timing Diagram**



**TOSHIBA** 

#### **Auto-Program Operation Timing Diagram**




: Do not input data while data is being output.

: V<sub>IH</sub> or V<sub>IL</sub>


\*) M: up to 4327 (byte input data for  $\times 8$  device).

#### Auto-Program Operation with Data Cache Timing Diagram (1/3)



#### TH58NVG5S0FTA20

#### Auto-Program Operation with Data Cache Timing Diagram (2/3)




Continued from 1 of last page

: Do not input data while data is being output.

: V<sub>IH</sub> or V<sub>IL</sub>

#### Auto-Program Operation with Data Cache Timing Diagram (3/3)



tprog = tprog of the last page + tprog of the previous page - A

A = (command input cycle + address input cycle + data input cycle time of the last page)


If "A" exceeds the t<sub>PROG</sub> of previous page, t<sub>PROG</sub> of the last page is t<sub>PROG</sub> max.

(Note) Make sure to terminate the operation with 80h-10h- command sequence.


If the operation is terminated by 80h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.

**TOSHIBA** 

#### Multi-Page Program Operation with Data Cache Timing Diagram (1/4)



# Multi-Page Program Operation with Data Cache Timing Diagram (2/4)




Continued from 1 of last page


: Do not input data while data is being output.

: V<sub>IH</sub> or V<sub>IL</sub>

# Multi-Page Program Operation with Data Cache Timing Diagram (3/4)



#### Multi-Page Program Operation with Data Cache Timing Diagram (4/4)



(\*1)  $t_{PROG}$ : Since the last page programming by 10h command is initiated after the previous cache program, the  $t_{PROG}$  during cache programming is given by the following equation.

 $t_{PROG} = t_{PROG}$  of the last page +  $t_{PROG}$  of the previous page - A A = (command input cycle + address input cycle + data input cycle time of the last page)

If "A" exceeds the  $t_{PROG}$  of previous page,  $t_{PROG}$  of the last page is  $t_{PROG}$  max.

(Note) Make sure to terminate the operation with 80h-10h- command sequence.

If the operation is terminated by 81h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.

#### Auto Block Erase Timing Diagram

