

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Features

- Compatible to LIN Specification 2.0 and SAE J2602
- Operating voltage V_S = 6 ... 18 V
- \circ Low standby current consumption of typ. 15 μ A in sleep mode
 - "noload" current < 200µA</p>
- Linear low drop voltage regulator 5V/70mA ±2%
 - Output current limitation
- LIN-Bus Transceiver
 - Compatible to ISO9141 functions
 - Baud rate up to 20 kBaud
 - Slew rate control for best EME behavior
 - Low slew mode for optimized SAE J2602 transmission
 - High EMI immunity
 - High signal symmetry for using in RC based slave nodes up to 2% clock tolerance
 - Current limitation
 - Bus input voltages -24V to 30V independent from VBat
- Wake-up via LIN bus traffic
- Reset output (default 8ms/4.65V)
 - Reset time adjustable to 4ms, 15ms and 30ms during IC final test
- Over temperature shutdown
- Automotive temperature range of –40°C to 125°C
- CMOS compatible interface to microcontroller
- Load dump protected (40V)
- o Small SOIC8 package
- o Pin compatible to the Melexis TH8061

Ordering Information

Part No.	Temperature Range	Package	Version	POR-Time
TH8062 KDC AA	K (-40 to 125 °C)	DC (SOIC8)	Α	A (8ms)
On Request TH8062 KDC AB TH8062 KDC AC TH8062 KDC AD	K (-40 to 125 °C) K (-40 to 125 °C) K (-40 to 125 °C)	DC (SOIC8) DC (SOIC8) DC (SOIC8)	A A A	B (4ms) C (30ms) D (15ms)

General Description

The TH8062 consists of a low-drop voltage regulator 5V/70mA and a LIN bus transceiver. The LIN transceiver is suitable for LIN bus systems conform to LIN specification revision 2.0 and SAE J2602. The combination of voltage regulator and bus transceiver makes it possible to develop simple, but powerful and cheap slave nodes in LIN Bus systems.





Contents

1.	Fur	nctional Diagram	4
2.	Ele	ctrical Specification	5
	2.1	Operating Conditions	
	2.2	Absolute Maximum Ratings	
	2.3	Static Characteristics	
	2.3.1		
	2.3.2		
	2.4	Dynamic Characteristics	
	2.5	Timing Diagrams	
3.	Fur	nctional Description	13
	3.1	Operating Modes	13
	3.2	Initialization	
	3.3	Wake-Up	
	3.4	VSUP under voltage reset	
	3.5	Overtemperature Shutdown	
	3.6	LIN BUS Transceiver	
	3.7	Linear Regulator	20
	3.8	RESET	
	3.8.1		21
	3.9	Mode Input EN	22
4.	Apı	olication Hints	24
	4.1	Safe Operating Area	24
	4.2	Low Dropout Regulator	
	4.3	Application Circuitry	
	4.4	EMI Supressing	
	4.5	Connection to Flash-MCU	
5.	On	erating during Disturbance	
٠.	5.1	Operating without VSUP or GND	
	5.1 5.2	Short Circuit BUS against VBAT	
	5.2 5.3	Short Circuit BUS against GND	
		Short Circuit BOS against GND	
	5.4	TxD open	
	5.5 5.6	Short Circuit VCC against GND	
	5.7 5.8	Overload of VCCUndervoltage VCC	
		Undervoltage VSUP	
	5.9 5.10	Short circuit RxD, RESET against GND or VCC	
		•	
6.		Description	
7.	Me	chanical Specification	32
8.	Tap	e and Reel Specification	33
	8.1	Tape Specification	33
	8.2	Reel Specification	
9.	ESI	D/EMC Remarks	35
٠.	9.1	General Remarks	
	9.1 9.2	ESD-Test	
	9.2 9.3		
		EMC	
10	. Rev	/ision History	36
11	. Ass	sembly Information	37
		•	
12	Dia	claimer	20





List of Figures

Figure 1 - Block diagram	4
Figure 2 - Timing diagram for propagation delays	11
Figure 3 - Timing diagram for duty cycle acc. to LIN 2.0 and J2602	11
Figure 4 - Timing Diagram for EN mode selection	12
Figure 5 - State diagram of operating modes	13
Figure 6 - Operating of power-on and under-voltage reset	15
Figure 7 - Receive mode impulse diagram	17
Figure 8 - TxD input circuitry	18
Figure 9 - RxD output circuitry	19
Figure 10 - Characteristic of current limitation VCC = f (I _{VCC})	20
Figure 11 - Reset behaviour	21
Figure 12 - Output current of reset output vs. VCC voltage	21
Figure 13 - EN input circuitry	22
Figure 14 - EN controlled via MCU	22
Figure 15 - Permanent normal mode	23
Figure 16 - Power dissipation LIN transceiver @ 20kbit	24
Figure 17 - Save operating area	25
Figure 18 - ESR Curves for $6.8\mu F \le C_L \le 100\mu F$ and Frequency of 100 kHz	26
Figure 19 - Application circuit (slave node)	27
Figure 20 – Example circuitry for connection of RxD to MCU for flash programming	28



1. Functional Diagram




Figure 1 - Block diagram



Electrical Specification 2.

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The absolute maximum ratings (in accordance with IEC 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may affect the reliability of the device. Correct operating of the device cannot be guaranteed if any of these limits are exceeded.

Operating Conditions

Parameter	Symbol	Min	Max	Unit
Supply voltage	V_{SUP}	6	18	V
Output voltage	Vcc	4.85	5.15	V
Operating ambient temperature	TA	-40	+125	°C
Junction temperature	TJ		+150	°C

2.2 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage at VSUP			-1.0	18	
Jump start capability	V_{SUP}	T ≤ 300 s	-	30	V
Load dump		T ≤ 500ms	-	40	
Input voltage at pin BUS	V _{BUS}		-24	30	V
imput voltage at pin 503	A R02	T ≤ 500ms	-	40	V
Difference VSUP-VCC	V _{SUP} -V _{CC}		-0.3	40	V
Input voltage at pin EN	VINEN		-0.3	V _{SUP} +0.3	V
Input voltage at pin TxD, RxD, RESET	V _{IN}		-0.3	Vcc+0.3	V
Input current at pin EN, TxD, RxD, RESET	l _{IN}		-25	25	mA
Input current for short circuit of pin VSUP and VCC	I _{INSH}		-500	500	mA
ESD Capability on pin BUS, VBAT, GND	ESDвизнв	Human body Model, 100pF via 1.5kΩ	-4	4	kV
ESD Capability on pin TxD, RxD, EN, RESET, VCC	ESD _{BUSHB}	Human body Model, 100pF via 1.5kΩ	-2	2	kV
Power dissipation	P ₀		Inte	rnal limited [1	1]
Thermal resistance from junction to ambient	R _{THJA}			130	K/W
Junction temperature [2]	TJ			150	°C
Storage temperature	T _{STG}		-55	150	°C

See chapter 4.1 Safe Operating Area

^[1] [2] See chapter 3.5 Overtemperature Shutdown

March 2006

Rev 002



Voltage Regulator with LIN Transceiver

2.3 Static Characteristics

Unless otherwise specified all values in the following tables are valid for $V_{SUP} = 6$ to 18V and $T_{AMB} = -40$ to $125^{\circ}C$. All voltages are referenced to ground (GND), positive currents flow into the IC.

2.3.1. Voltage Regulator and Reset Unit

rameter Symbol		Condition	Min	Тур	Max	Unit	T [1]
		VSUP					
Operating voltage	V _{SUP}		6	12	18	V	В
Supply current, VCC "noload"	I _{SnI}	V_{SUP} = 13V, V_{EN} = V_{CC} , C_{LOAD} = 22 μ F, BUS: 1k to VSUP,		150	250	μА	А
Supply current, "sleep mode"	I _{Ssleep}	V _{SUP} = 13V, V _{EN} = 0V, BUS: 1k to VSUP			30	μА	Α
V _{SUP} under voltage reset "off" threshold	Vsuvr_off	V _{SUP} ramp up	3.2	3.7	4.2	V	Α
V _{SUP} under voltage reset "on" threshold	V _{SUVR_ON}	V _{SUP} ramp down	2.7	3.1	3.5	V	Α
V _{SUP} under voltage reset hysteresis	V _{SUVR_HYS}	Vsuvr_off - Vsuvr_on	0.2			V	Α
		VCC					
Output voltage VCC	Vccn	$\label{eq:sup} \begin{split} 6V &\leq V_{SUP} \leq 18V \\ 1mA &\leq I_{LOAD} \leq 70mA \\ &T_A = 25^{\circ}C \\ &T_A = -40^{\circ}C \text{ to } 125^{\circ}C \end{split}$	4.90 4.85	5.0	5.10 5.15	V	А
	VcCh	$\begin{array}{l} 18V \leq \ V_{SUP} \leq 40V \\ I_{LOAD} = 10mA \end{array}$	4.80		5.25	V	Α
	V _{D10}	I _{VCC} = 10mA		75	120	mV	Α
Drop-out voltage [2]	V _{D30}	Ivcc = 30mA		220	350	mV	Α
	V _{D70}	Ivcc = 70mA		500	800	mV	Α
Line regulation	V_{LNR}	$6V \le V_{SUP} \le 18V$			20	mV	Α
	V _{LDR10}	I _{LOAD} = 1mA → 10mA			50	mV	Α
Load regulation	V _{LDR30}	I _{LOAD} = 1mA → 30mA			90	mV	Α
	V _{LDR70}	I _{LOAD} = 1mA → 70mA			150	mV	Α
Output current limitation	Ivcc_max	V _{SUP} > 0V	80	110	140	mA	Α
Ripple Rejection on VSUP	PSRR	V _{SUP} = 12V, f _i = 120Hz, V _{iP-P} = 1V, I _{LOAD} = 10mA		t.b.d		dB	
Reset threshold - POR	V _{RES(ON)}	VCC ramp up, t > t _{rr}	4.4	4.65	4.8	V	Α



TH8062

Voltage Regulator with LIN Transceiver

Parameter	Symbol	Condition	Min	Тур	Max	Unit	T [1]			
Reset threshold – low voltage reset	V _{RES(OFF)}	VCC ramp down, t > t _{rr}	4.4	4.65	4.8	V	Α			
Vres Hysteresis V _{RESHYS} = V _{RES(ON)} - V _{RES(OFF)}	VRESHYS				150	mV	С			
Master reset threshold	V _{MRES}		3.0	3.15	3.3	V	D			
	Enable Input EN									
Input voltage low	V _{ENL}		-0.3		0.8	V	В			
Input voltage high	V _{ENH}		2.0		V _{SUP} +0.3	V	В			
Hysteresis	VENHYS		50		300	mV	С			
Pull-down resistor EN low	R _{pdENL}	$0V \le V_{EN} \le 0.8V$	14	25	36	kΩ	Α			
Pull-down current EN high	I _{pdENH}	$V_{EN} \ge V_{ENH}$	0.5	2	10	μΑ	Α			
		Output RESET	_	_						
Output voltage low	Vol1_RESET	I _{OUT} = 1 mA, V _{SUP} ≥ 6 V			0.8	٧	Α			
Pull-up current	I_{pu}		-500	-375	-250	μΑ	Α			
		Thermal Protection	-	-						
Thermal shutdown	T _{JSHD}		155		180	°C	D			
Thermal recovery	T _{JREC}		126			°C	D			

^[1] A = 100% serial test, B = Operating parameter, C = Only used for data characterization (cpk), D = Value guaranteed by design

The nominal V_{CC} voltage is measured at V_{SUP} =12V. If the V_{CC} voltage is 100mV below its nominal value then the voltage drop is $V_D = V_{SUP} - V_{CC}$.



2.3.2. LIN Bus Interface

Parameter	Symbol	Condition	Min	Тур	Max	Unit	T [1]
		General				•	
Pull up current BUS (recessive)	I _{INBUSpu}	V _{BUS} = 18 V, V _{SUP} = 6V			20	μА	Α
Pull up resistor BUS	R _{BUSpu}	V _{SUP} = 12V, V _{BUS} = 0V	20	30	60	kΩ	Α
Reverse current BUS (recessive)	-I _{INBUSrev}	$V_{SUP} = 12V$, $V_{BUS} = 0V$	-1			mA	Α
Reverse current BUS (loss of battery)	I_{INBUS_lob} $V_{SUP} = 0V, 0V \le V_{BUS} \le 18V$				20	μΑ	Α
Reverse current BUS (loss of ground)	I _{INBUS_log}	V_{SUP} = 12V, 0V $\leq V_{BUS} \leq 18V$	-1		1	mA	Α
		Receiver				_	
Receive threshold	$V_{thr_rec}, \ V_{thr_dom}$		0.4		0.6		Α
Centre point of receive threshold V _{thr_cnt} = (V _{thr_rec} +V _{thr_dom})/2	$V_{\text{thr_cnt}}$	7.0 V ≤ V _{SUP} ≤ 18 V	0.475	0.5	0.525	V _{SUP}	Α
Hysteresis of receive threshold V _{thr_hys} = V _{thr_rec} -V _{thr_dom}	V _{thr_hys}			0.15	0.175		Α
		Transmitter					
Output voltage BUS (dominant)	V _{BUSdom_1}	I _{BUS} = 40mA			1.2	V	Α
Current limitation BUS	I _{LIM}	V _{BUS} = V _{SUP} , TxD = 0V	41	120	200	mA	Α
		Input TxD					
Pull-up resistor	$R_{\text{pu_TxD}}$	V _{IN} = 0V	9.5	15	23	kΩ	Α
Input voltage low TxD	V_{IL}				0.3	V_{CC}	Α
Input voltage high TxD	VIH		0.7			V_{CC}	Α
		Output RxD					
Output voltage Low RxD	Vol	I _{OUT} = 1 mA			0.8	V	Α
Output voltage High RxD	Vон	I _{OUT} = -1 mA	Vcc - 0.8			V	Α

^[1] A = 100% serial test, B = Operating parameter, C = only used for data characterization (cpk), D = Value guaranteed by design



2.4 Dynamic Characteristics

 $6V \leq V_{SUP} \leq 18V,\, -40^{\circ}C \leq T_A \leq 125^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Condition	Min	Тур	Max	Unit	T ^[1]
		RESET					
		V _{SUP} = 12V,Vers. "A"	5.6	8	10.4	ms	Α
Reset time	t _{Res}	V _{SUP} = 12V,Vers. "B"	2.8	4	5.2	ms	Α
Trooper units	thes	V _{SUP} = 12V,Vers. "C"	10.5	15	19.5	ms	Α
		V _{SUP} = 12V,Vers. "D"	21	30	39	ms	Α
Reset rising time	t _{rr}	V _{SUP} = 12V	3.0	6.5	12	μS	Α
	Wake	-up and Mode Select		-			
Wake up time	t _{wake_BUS}		30	70	150	μs	Α
Debouncing time EN	t _{deb_EN}		2	6	15	μs	D
Propagation delay EN to sleep mode	t _{pd_EN_sleep}	C_{Load} = 22 μ F R_{Load} = 169 Ohm			400	μs	Α
Propagation delay EN to normal mode	t _{pd_EN_norm}	C_{Load} = 22 μ F R_{Load} = 169 Ohm			400	μs	Α
Setup time TxD to EN for low slew mode	t _{set_TxD_LS}		5			μs	В
Hold time TxD after EN for low slew mode	thold_TxD_LS		20			μs	В
	Gen	eral LIN Parameter					
Slew rate rising edge BUS	dV/dT _{rise}	Normal Mode	0.8	1.5	2.5	V/µs	С
Slew rate falling edge BUS	dV/dT _{fall}	BUS-Load: 1kOhm/1nF	-2.5	-1.5	-0.8	V/µs	С
Slew rate rising edge BUS	dV/dT _{rise}	Low Slew Mode	0.3	0.8	1.3	V/µs	С
Slew rate falling edge BUS	dV/dT _{fall}	BUS-Load: 1kOhm/1nF	-1.3	-0.8	-0.3	V/µs	С
Receiver debouncing time	t _{deb_BUS}		1.5	2.8	4.0	μs	С
Receiver propagation delay BUS->RxD	t _{dr_RxD}	C _{L(RXD)} = 50 pF			6	μs	А
Symmetry propagation delay BUS->RxD	tdsym_RxD	tdr_RXD - tdf_RXD	-2		2	μs	Α
Internal capacity	C _{BUS}	Pulse at BUS via 10kOhm with 0/10 V; VSUP = open		25	35	pF	D





Parameter	Symbol	Condition	Min	Тур	Max	Unit	T ^[1]
LIN transceiver parameter a	according to	LIN Physical Layer S	pec. rev. 2.	0, table 3.4	(20kbit/s)		
Conditions: Normal slew mode; $V_{SUP} = TxD$ signal: $t_{Bit} = 50\mu s$, $t_{wh} = $		•	660Ω/6.8nF	; 500Ω/10n	F		
Minimal recessive bit time [2]	t _{rec(min)}		40	50	58	μs	
Maximum recessive bit time [2]	trec(max)		40	50	58	μs	
Duty cycle 1	D ₁	$D_1 = t_{rec(min)} / (2*t_{Bit})$	0.396				Α
Duty cycle 2	D ₂	$D_2 = t_{rec(max)} / (2*t_{Bit})$			0.581		Α
LIN transceiver parameter a	ccording to	LIN Physical Layer Sp	ec. rev. 2.0	, table 3.4 (10.4kbit/s)		
Conditions: Low slew mode; $V_{SUP} = 7.0$ TxD signal: $t_{Bit} = 96\mu s$, t_{wh}	,	•)Ω/6.8nF; 5	00Ω/10nF			
Minimal recessive bit time [2]	t _{rec(min)}		80	96	113	μs	
Maximum recessive bit time [2]	t _{rec(max)}		80	96	113	μs	
Duty cycle 1	D ₁	$D_1 = t_{rec(min)} / (2*t_{Bit})$	0.417				Α
Duty cycle 2	D ₂	$D_2 = t_{rec(max)} / (2*t_{Bit})$			0.590		Α
LIN transcei	ver paramet	ter according to SAE J	2602 (10.4k	bit/s)			
Conditions: Low slew mode; $V_{SUP} = 7.0$ TxD signal: $t_{Bit} = 96\mu s$, t_{wh}		•	Ω/6.8nF;50	0Ω/10nF			
Minimal recessive delay TxD -> BUS [2]	t _{x_rec_min}				48	μs	
Maximum recessive delay TxD -> BUS [2]	t _{x_rec_max}				48	μs	
Minimal dominant delay TxD -> BUS [2]	t _{x_dom_min}				48	μs	
Maximum dominant delay TxD -> BUS [2]	tx_dom_max				48	μs	
Maximum rec. to dom. delay	T _{r_d_max}	tx_rec_max - tx_dom_min			15.9	μs	Α
Maximum dom. to rec. delay	$T_{d_r_max}$	tx_dom_max - tx_rec_min			17.2	μs	Α

^[1] A = 100% serial test, B = Operating parameter, C = only used for data characterization (cpk), D = Value guaranteed by design

^[2] See chapter 2.5 Timing Diagrams



2.5 Timing Diagrams




Figure 2 - Timing diagram for propagation delays




Figure 3 - Timing diagram for duty cycle acc. to LIN 2.0 and J2602




Figure 4 - Timing Diagram for EN mode selection



3. Functional Description

The TH8062 consists of a low drop voltage regulator 5V/70mA and a LIN bus transceiver, which is a bidirectional bus interface for data transfer between LIN bus and the LIN protocol controller. Additionally integrated is a RESET unit with a fixed power-on-reset delay of 8ms (optional 4,15 or 30ms).

3.1 Operating Modes

The TH8062 provides three main operating modes "normal", "sleep" and "low slew" and the intermediate states "Ini-state" and "thermal shutdown". The main modes are fixed states defined by basic actions (VSUP start, EN or wake-up). The intermediate states are soft states. They aren't defined by logical actions but by changes of voltage (VSUP, VCC) or junction temperature.




Figure 5 - State diagram of operating modes



March 2006

Rev 002



Voltage Regulator with LIN Transceiver

Normal Mode

This mode is the base mode. The bus transceiver is able to send with a max baud rate of 20kbit/s. The whole TH8062 is active. Switching to normal mode can be done via the following actions:

- Start of V_{SUP} or after under voltage reset

Rising edge at EN (EN=high) and TxD=high (local wake-up)

Activity on the LIN bus (remote wake-up)

Sleep Mode

Sleep mode is most current saving. With a falling edge on EN (EN=low) the TH8062 is switched from normal mode into sleep mode. The voltage regulator and the reset unit will be switched off and the LIN transceiver is in recessive state.

Switching into sleep mode can be done independently from the current transceiver state. That means if the transmitter is in dominant state this state will be cancelled and it will be switched to recessive state.

Low Slew Mode

In this mode the slew rate is switched from the normal value of typ. $1.6V/\mu s$ to a low value of typ. $0.8V/\mu s$. This mode is optimized to send with a maximum baud rate of 10.4kbit/s (SAE J2602). Because of this reduction of the slew rate the EME behaviour is improved especially in the frequency range of 100 kHz to 10MHz.

Switching to this mode is possible with a combination of rising edge on EN together with a low level on TxD. The IC operates in this mode until the next under voltage reset occurs.

POR-state

This is the power-on-reset state of the TH8062, while V_{SUVR_OFF} . If the prior state was sleep mode, the TH8062 switches via the ini-state to normal mode.

Ini-state

This is an intermediate state, which will pass through after switch on of VSUP or VCC. The TH8062 remains in this state if V_{CC} is below V_{RES} (Reset output = L) and $V_{SUVR\ ON}$.

Thermal Shutdown

If the junction temperature T_J is higher than T_{JSHD} (>155°C), the TH8062 will be switched into the thermal shutdown mode. The behaviour within this mode is comparable with the sleep mode except for LIN transceiver operating. The transceiver is completely disabled; no wake-up functionality is available. If T_J falls below the thermal recovery temperature T_{JREC} (typ. 140°C) the TH8062 will be recover to the previous state (normal, sleep or low slew).

3.2 Initialization

Initialization starts when the power supply is switched on as well as every rising edge on of the TH8062 via the EN pin.

VSUP- Power-ON

If V_{SUP} is switched on the TH8062 starts to normal mode via the POR- and Ini-state. A combination of dynamic POR and under voltage reset circuitry generates a POR signal, which switches the TH8062 into normal mode. This power on behaviour is independent from the status of the EN-pin.

Power-on reset and under-voltage reset operate independent from each other, which secures the independence from the rise time of VSUP. During fast VSUP edges the power-on reset will be active. If the increasing of VSUP is very slow (> 1ms/V) and $V_{SUP} > V_{SUVR_OFF}$ (typ. 4.2V) the under voltage reset unit initializes the voltage regulator.

The effects of both POR circuits at different VSUP slopes will show in Figure 6.




Figure 6 - Operating of power-on and under-voltage reset

After POR the voltage regulator starts and the VCC voltage will be output. If $V_{\text{CC}} > V_{\text{MRes}}$ the bus interface will be activated. If the V_{CC} voltage level is higher than V_{RES} , the reset time t_{Res} is started. After t_{Res} the RESET output switches from low to high (see Figure 11).

The Initialization procedure operates after POR independent from the EN voltage.

Start of Linear Regulator via Wake-up

The initialization is only being done for the VCC circuitry parts. This procedure begins with leaving the master reset state ($V_{CC} > V_{MRes}$) and runs in the same manner as the VSUP-Power-On.

3.3 Wake-Up

If the regulator is put into sleep mode it can be woken up with the BUS interface. Every pulse on the BUS (high pulse or low pulse) with a pulse width of min. $70\mu s$ switches on the regulator.

The low slew mode has to be selected again if necessary.

After the BUS has woken up the regulator, it can only be switched off with a high level followed by a low level on the EN pin.





3.4 VSUP under voltage reset

The under voltage detection unit inhibits an undefined behaviour of the TH8062 under low voltage condition (VSUP < 4V). If VSUP drops below V_{SUVR_ON} (typ. 3.1V) the under voltage detection becomes active and the IC will be switched to POR state. The following increasing of VSUP above V_{SUVR_OFF} (typ. 3.7V) cancels this POR state and the voltage regulator starts with the initialization sequence.

VSUP under voltage in Normal Mode

Supply Voltages below V_{SUVR_OFF} do not influence the voltage regulator. The output voltage Vcc follows VSUP.

VSUP under voltage in Sleep Mode

No exit from the sleep mode will take place if the VSUP voltage drops down to V_{SUVR_ON} (typ. 3.5V). The under voltage reset becomes active (POR-state) if the voltage drops below 2.7V. As a result of this functioning, the sleep mode is left to the normal mode. If VSUP rises again above V_{SUVR_OFF} (typ. 4.2V) the IC initializes the voltage regulator and continues to work with the normal mode.

The under voltage reset unit secures stable functioning in the under voltage range of VSUP down to GND level. The dynamic Power-On-Reset secures a defined internal state independent from the duration of the VSUP drop, which guarantees a stable restart.

VSUP under voltage in Low Slew Mode

The behaviour of TH8062 at low VSUP voltages is equal to the sleep mode. The low slew mode will be cancelled, if VSUP drops below $V_{\text{SUVR_ON}}$ in this mode. The TH8062 enters the normal mode, if VSUP rises again above $V_{\text{SUVR_OFF}}$.

3.5 Overtemperature Shutdown

If the junction temperature is 155° C < T_{J} < 175° C the over-temperature recognition will be activated and the regulator voltage will be switched off. The V_{CC} voltage drops down, the reset state is entered and the bustransceiver is switched off (recessive state).

After T_J falls below 140°C the TH8062 will be initialized again (see Figure 11). This initialisation starts independently from the voltage levels on EN and BUS. Within the thermal shutdown mode the transceiver can not switch to the normal mode neither with local nor with remote wake-up.

The operation of the TH8062 is possible between T_{Amax} (125°C) and the switch off temperature, but small parameter differences can appear.

After over-temperature switch-off the IC behaves as described in chapter 3.8 RESET.



3.6 LIN BUS Transceiver

The TH8062 has an integrated bi-directional bus interface device for data transfer between LIN bus and the LIN protocol controller.

The transceiver consists of a driver with slew rate control, wave shaping and current limitation and a receiver with high voltage comparator followed by a debouncing unit.

Transmit Mode

During transmission the data at the pin TxD will be transferred to the BUS driver to generate a bus signal. To minimize the electromagnetic emission of the bus line, the BUS driver has an integrated slew rate control and wave shaping unit.

Transmitting will be interrupted in the following cases:

- Sleep mode
- Thermal Shutdown active
- Master Reset (V_{CC} < 3.15V)

The recessive BUS level is generated from the integrated 30k pull up resistor in serial with an active diode This diode prevents the reverse current of V_{BUS} during differential voltage between VSUP and BUS $(V_{BUS} > V_{SUP})$.

No additional termination resistor is necessary to use the TH8062 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via an external $1k\Omega$ resistor in series with a diode to VBAT.

Receive Mode

The data signals from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit ($\tau = 2.8 \mu s$).




Figure 7 - Receive mode impulse diagram

The receive threshold values V_{thr_max} and V_{thr_min} are symmetrical to the centre voltage of 0.5^*V_{SUP} with a hysteresis of 0.175^*V_{SUP} . Including all tolerances the LIN specific receive threshold values of 0.4^*V_{SUP} and 0.6^*V_{SUP} will be securely observed.



Slew Modes and Data rates

The TH8062 is a *constant slew rate* transceiver which means that the bus driver works with a mode depended slew rate. In normal mode the slew rate is typical 1.6 V/ μ s (max. baudrate 20kbit/s) and in low slew mode typical 0.8 V/ μ s. The lower slew rate in low slew mode associated with a baud rate of 10.4kbit/s improves the EME behaviour.

The LIN transceiver of TH8062 is compatible to the physical layer specification according to LIN 2.0 specification for data rates up to 20kbit/s and the SAE specification J2602 for data rates up to 10.4kbit/s.

The constant slew rate principle is very robust against voltage drops and can operate with RC- oscillator systems with a clock tolerance up to ±2% between 2 nodes.

Low Slew Mode

In this mode the slew rate is switched from the normal value of typ. $1.6V/\mu s$ to a low value of typ. $0.8V/\mu s$. This mode is optimized to send with a maximum baud rate of 10.4kbit/s (acc. to SAE J2602). Because of this reduction of the slew rate the EME behaviour is improved especially in the frequency range of 100 kHz to 10MHz.

Input TxD

The 5V input TxD controls directly the BUS level:

```
TxD = low -> BUS = low (dominant level)
TxD = high -> BUS = high (recessive level)
```

The TxD pin has an internal pull up resistor connected to VCC. This guarantees that an open TxD pin generates a recessive BUS level.




Figure 8 - TxD input circuitry

March 2006

Rev 002



Output RxD

The received BUS signal will be output to the RxD pin:

This output is a push-pull driver between VCC and GND with an output current of 1mA.




Figure 9 - RxD output circuitry



3.7 Linear Regulator

The TH8062 has an integrated low drop linear regulator with a p-channel-MOSFET as driving transistor. This regulator outputs a voltage of 5V $\pm 3\%$ and a current of ≤ 70 mA within an input voltage range of 6V \leq V_{SUP} \leq 18V. The current limitation unit limits the output current for short circuits or overload to 130mA respectively drop-down of the V_{CC} voltage.




Figure 10 - Characteristic of current limitation VCC = f (I_{VCC})



3.8 RESET

The TH8062 contains a reset unit which secures the correct initialization and generation of the reset signal. The RESET pin outputs the reset state of the TH8062. The POR timer will be started if V_{SUP} is switched on and V_{CC} > POR threshold. After the time t_{Res} the RESET output is switched from low to high.

The RESET unit combines a VCC low voltage detection unit with fixed POR timer This output is switched from low to high if V_{SUP} is switched on and V_{CC} > V_{RES} after the time t_{Res} .

All conditions which cause a drop of the V_{CC} voltage will be detected from the low voltage reset unit which generates a reset signal. The TH8062 will be reinitialized if the V_{CC} voltage rises above the low voltage limit. If the voltage V_{CC} drops below V_{RES} then the RESET output is switched from high to low after the time t_{rr} has been reached. For this reason short breaks of the V_{CC} voltage and uncontrolled reset generations will be inhibited. The circuitry of the RESET output driver guarantees, that the reset low level during decreasing of the V_{CC} voltage will be kept secure (see Figure 12).




Figure 11 - Reset behaviour




Figure 12 - Output current of reset output vs. VCC voltage

3.8.1. Programmability of Power-ON-Reset Delay

The standard POR time of the TH8062 is typ. 8ms. During final test it is possible to re-program this time to other values. Possible values are 4ms, 15ms and 30ms. See ordering code for details.



3.9 Mode Input EN

The TH8062 is switched into the sleep mode with a falling edge and into normal mode with a rising edge at the EN pin. The normal mode will be kept as long as EN = high.

The deactivation of TH8062 with a falling edge at EN can be done independently from the state of the bustransceiver.




Figure 13 - EN input circuitry

The maximum input voltage is VSUP. The threshold is typ. 1.4V and therefore also 5V and 3.3V CMOS levels can be used as input signal. Figure 13 shows the internal circuitry of the EN pin.

The EN input has an internal pull down resistor of typ. 25k to secure that if this pin is not connected a low level will be generated. An input debouncing filter of 6µs suppresses effectively disturbance couplings via the EN pin

It will use different pull down resistors for normal and sleep mode to minimize the sleep mode current.

The wide input voltage range allows different EN control possibilities. If the EN input is connected to a CMOS output of the MCU, a falling edge switches the TH8062 into sleep mode (the regulator is also switched off). The wake up is only possible via the bus line.




Figure 14 - EN controlled via MCU





If the application doesn't need the wake up capability of the TH8062 a direct connection EN to VSUP is possible. In this case the TH8062 operates in permanent normal mode. Also possible is the external (outside of the module) control of the EN line via a VBAT signal. If this is a direct VBAT signal an external reverse battery protection has to be added to the circuitry.




Figure 15 - Permanent normal mode



4. Application Hints

4.1 Safe Operating Area

The maximum power dissipation depends on the thermal resistance of the package and the PCB, the temperature difference between Junction and Ambient as well as the airflow. The power dissipation can be calculated with:

$$P_D = (V_{SUP} - V_{CC}) * I_{VCC} + P_{D TX}$$

The power dissipation of the transmitter P_{D_-TX} depends on the transceiver configuration and its parameters as well as on the bus voltage $V_{BUS}=V_{BAT}-V_D$, the resulting termination resistance R_L , the capacitive bus load C_L and the bit rate. Figure 16 shows the dependence of power dissipation of the transmitter as function of V_{SUP} . The conditions for calculation of the power dissipation is $R_L=500\Omega$, $C_L=10nF$, bit rate=20kbit and duty cycle on TxD of 50%




Figure 16 - Power dissipation LIN transceiver @ 20kbit

The permitted package power dissipation can be calculated:

$$P_{D\text{max}} = \frac{T_j - T_A}{R_{THJ - A}}$$

If we consider that $P_{D_TX_max}$ = f (V_{SUP}) the max output current I_{VCC} on $V_{CC\ can}$ be calculated:

$$\mathbf{I}_{V\!C\!C\!m\!ax} \; = \frac{\frac{T_{j} - \mathbf{T}_{\mathrm{A}}}{R_{T\!H\!J-A}} - P_{D_{-}T\!X_{-}m\!ax} @ \textit{VSUP}}{\textit{VSUP} - \textit{VCC}}$$

 T_J - T_A is the temperature difference between junction and ambient and R_{th} is the thermal resistance of the package. The thermal energy is transferred via the package and the pins to the ambient. This transfer can be improved with additional ground areas on the PCB as well as ground areas under the IC.






Figure 17 - Save operating area

The linear regulator of the TH8062 operates with input voltages up to 18V and can output a current of 70mA. The maximum power dissipation limits the maximum output current at high input voltages and high ambient temperatures. The output current of 70mA at an ambient temperature of T_A = 125°C is only possible with small voltage differences between V_{SUP} and V_{CC} . See Figure 17 for safe operating areas for different ambient temperatures.

4.2 Low Dropout Regulator

The voltage regulator of the TH8062 is a low dropout regulator (LDO) with a p-MOSFET as driving transistor. This kind of regulator has a standard pole, generated from the internal frequency compensation and an additional pole, which is dependent from the load and the load capacitance. This additional pole can cause an instable behaviour of the regulator! It is required a zero point to compensate this additional pole. It can be realised via an additional load resistor in series with a load capacitor. It is used for this compensation the equivalent series resistance (ESR) of the load capacitor. Every real capacitor is characterized with an ESR value. With the help of this ESR value an additional zero point is implemented into the amplification loop and therefore the result of the negative phase shift is compensated.

Because of this correlation the regulator has a stable operating area which is defined by the load resistance R_L , the load capacitor C_L and the corresponding ESR value. The load resistance resp. load current is defined by the application itself and therefore the compensation of the pole can only be done via variation of the load capacitance and ESR value.

Input Capacitor on VSUP CIN

An input capacitance of $C_{IN} \ge 4.7 \mu F$ is necessary. Higher capacitance values improve the line transient response and the supply noise rejection behaviour. The combination of electrolytic capacitor (e.g.100 μF) in parallel with a ceramic RF-capacitor (e.g.100 μF) archives good disturbance suppressing. The input capacitor should be placed as close as possible (< 1cm) to the VSUP pin.