

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Infineon® LITIX<sup>TM</sup> Basic

# TLD1315EL

3 Channel High Side Current Source

# **Data Sheet**

Rev. 1.1, 2015-03-24

Automotive



1	Overview	. 3
2	Block Diagram	. 5
<b>3</b> 3.1 3.2	Pin Configuration         Pin Assignment         Pin Definitions and Functions	. 6
<b>4</b> 4.1 4.2 4.3	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance	. 8 . 9
5.1 5.2 5.3 5.3.1 5.3.2	EN Pin  EN Function Internal Supply Pin  EN Unused  EN - Pull Up to VS  EN - Direct Connection to VS	10 11 12 12
<b>6</b> 6.1 6.2 6.3	PWMI Pin  PWM Dimming  Internal PWM Unit  Electrical Characteristics Internal Supply / EN / PWMI Pin	13 14
<b>7</b> 7.1 7.2	IN_SET Pin Output Current Adjustment via RSET Smart Input Pin	18
8 8.1 8.2 8.3	ST Pin  Diagnosis Selector  Diagnosis Output  Disable Input	21 21
9 9.1 9.2 9.3	Load Diagnosis  N-1 Detection  Double Fault Conditions  Electrical Characteristics IN_SET Pin and Load Diagnosis	23 26
10 10.1 10.1.1 10.1.2 10.2	Protection Over Load Behavior Reverse Battery Protection Electrical Characteristics Power Stage	28 28 28
<b>11</b> 11.1	Application Information	
12	Package Outlines	32
13	Revision History	33



# 3 Channel High Side Current Source LITIX<sup>TM</sup> Basic

**TLD1315EL** 





# Overview

#### **Features**

- 3 Channel device with integrated output stages (current sources), optimized to drive LEDs
- Output current up to 120mA per channel
- Low current consumption in sleep mode
- PWM-operation supported via VS- and EN-pin
- Integrated PWM dimming engine to provide two LED brightness levels without external logic (e.g. µC)
- · Output current adjustable via external low power resistor and possibility to connect PTC resistor for LED protection during over temperature conditions
- Reverse polarity protection
- Overload protection
- Undervoltage detection
- Infineon® N-1 detection functionality
- Wide temperature range: -40 °C < T<sub>1</sub> < 150 °C
- PG-SSOP14 package with exposed heatslug
- Green Product (RoHS compliant)
- **AEC Qualified**



PG-SSOP14

# **Description**

The LITIX<sup>™</sup> Basic TLD1315EL is a three channel high side driver IC with integrated output stages. It is designed to control LEDs with a current up to 120 mA. In typical automotive applications the device is capable to drive i.e. 3 red LEDs per chain (total 9 LEDs) with a current up to 60mA, which is limited by thermal cooling aspects. The output current is controlled practically independent of load and supply voltage changes.

Table 1 **Product Summary** 

Operating voltage	$V_{ m S(nom)}$	5.5 V 40 V
Maximum voltage	$\begin{matrix} V_{\rm S(max)} \\ V_{\rm OUTx(max)} \end{matrix}$	40 V
Nominal output (load) current	$I_{OUTx(nom)}$	60 mA when using a supply voltage range of 8V - 18V (e.g. Automotive car battery). Currents up to $I_{\rm OUT(max)}$ possible in applications with low thermal resistance $R_{\rm thJA}$
Maximum output (load) current	$I_{OUTx(max)}$	120 mA; depending on thermal resistance $R_{\mathrm{thJA}}$

Туре	Package	Marking
TLD1315EL	PG-SSOP14	TLD1315EL

**Data Sheet** 3 Rev. 1.1, 2015-03-24



Overview

# Table 1 Product Summary

Output current accuracy at $R_{\rm SET}$ = 12 k $\Omega$	$k_{LT}$	$750 \pm 7\%$
Current consumption in sleep mode	$I_{\mathrm{S(sleep,typ)}}$	0.1 μΑ

# **Protective functions**

- ESD protection
- Under voltage lock out
- Over Load protection
- Over Temperature protection
- Reverse Polarity protection

# **Diagnostic functions**

- N-1 detection, latched function
- SC to Vs (indicated by N-1 diagnosis)

### **Applications**

Designed for exterior LED lighting applications such as tail/brake light, turn indicator, position light, side marker,... The device is also well suited for interior LED lighting applications such as ambient lighting, interior illumination and dash board lighting.



**Block Diagram** 

# 2 Block Diagram




Figure 1 Basic Block Diagram



**Pin Configuration** 

# 3 Pin Configuration

# 3.1 Pin Assignment




Figure 2 Pin Configuration



**Pin Configuration** 

# 3.2 Pin Definitions and Functions

Pin	Symbol	Input/ Output	Function
1, 2	VS	_	Supply Voltage; battery supply, connect a decoupling capacitor (100 nF - 1 $\mu$ F) to GND
3	EN	I	Enable pin
4	NC	_	Pin not connected
5	PWMI	I/O	PWM Input
6	IN_SET	I/O	Input / SET pin; Connect a low power resistor to adjust the output current
7	N-1	I/O	N-1 pin
8	NC	_	Pin not connected
9	GND	_	<sup>1)</sup> Ground
10	ST	I/O	Status pin
11	OUT1	0	Output 1
12	OUT2	0	Output 2
13	OUT3	0	Output 3
14	NC	_	Pin not connected
Exposed Pad	GND	_	1) Exposed Pad; connect to GND in application

<sup>1)</sup> Connect all GND-pins together.



**General Product Characteristics** 

# 4 General Product Characteristics

# 4.1 Absolute Maximum Ratings

### Absolute Maximum Ratings 1)

 $T_j$  = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	Unit	Conditions
			Min.	Max.		
Voltage	s	·				
4.1.1	Supply voltage	$V_{S}$	-16	40	V	_
4.1.2	Input voltage EN	$V_{EN}$	-16	40	V	_
4.1.3	Input voltage EN related to $V_{\rm S}$	$V_{EN(VS)}$	V <sub>S</sub> - 40	V <sub>S</sub> + 16	V	_
4.1.4	Input voltage EN related to $V_{\rm OUTx}$ $V_{\rm EN}$ - $V_{\rm OUTx}$	$V_{EN}$ - $V_{OUTx}$	-16	40	V	_
4.1.5	Output voltage	$V_{OUTx}$	-1	40	V	_
4.1.6	Power stage voltage $V_{PS} = V_{S} - V_{OUTx}$	$V_{PS}$	-16	40	V	_
4.1.7	Input voltage PWMI	$V_{PWMI}$	-0.3	6	V	_
4.1.8	IN_SET voltage	$V_{IN\_SET}$	-0.3	6	V	_
4.1.9	N-1 voltage	$V_{N-1}$	-0.3	6	V	_
4.1.10	Status voltage	$V_{ST}$	-0.3	6	V	_
Current	s	-				
4.1.11	IN_SET current	$I_{IN\_SET}$		2 8	mA	– Diagnosis output
4.1.12	N-1 current	$I_{N-1}$	-0.5	0.5	mA	_
4.1.13	Output current	$I_{OUTx}$	_	130	mA	_
Temper	atures	-				
4.1.14	Junction temperature	$T_{i}$	-40	150	°C	_
4.1.15	Storage temperature	$T_{\mathrm{stg}}$	-55	150	°C	_
ESD Su	sceptibility					
4.1.16	ESD resistivity to GND	$V_{ESD}$	-2	2	kV	Human Body Model (100 pF via $1.5 \text{ k}\Omega$ ) <sup>2)</sup>
4.1.17	ESD resistivity all pins to GND	$V_{ESD}$	-500	500	V	CDM <sup>3)</sup>
4.1.18	ESD resistivity corner pins to GND	$V_{ESD}$	-750	750	V	CDM <sup>3)</sup>

<sup>1)</sup> Not subject to production test, specified by design

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

<sup>2)</sup> ESD susceptibility, Human Body Model "HBM" according to ANSI/ESDA/JEDEC JS-001-2011

<sup>3)</sup> ESD susceptibility, Charged Device Model "CDM" according to JESD22-C101E



### **General Product Characteristics**

# 4.2 Functional Range

Pos.	Parameter	Symbol	ol Limit Values		Unit	Conditions
			Min.	Max.		
4.2.19	Supply voltage range for normal operation	$V_{\mathrm{S(nom)}}$	5.5	40	V	-
4.2.20	Power on reset threshold	$V_{\mathrm{S(POR)}}$	_	5	V	$\begin{split} V_{\text{EN}} &= V_{\text{S}} \\ R_{\text{SET}} &= 12 \text{ k}\Omega \\ I_{\text{OUTx}} &= 80\% \ I_{\text{OUTx(nom)}} \\ V_{\text{OUTx}} &= 2.5 \text{ V} \end{split}$
4.2.21	Junction temperature	$T_{j}$	-40	150	°C	_

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

### 4.3 Thermal Resistance

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Case	$R_{thJC}$	_	8	10	K/W	1) 2)
4.3.2	Junction to Ambient 1s0p board	$R_{thJA1}$				K/W	1) 3)
			_	61	_		$T_{\rm a}$ = 85 °C
			_	56	-		$T_{\rm a}$ = 135 °C
4.3.3	Junction to Ambient 2s2p board	$R_{thJA2}$				K/W	1) 4)
			_	45	_		$T_{\rm a}$ = 85 °C
			_	43	_		$T_{\rm a}$ = 135 °C

<sup>1)</sup> Not subject to production test, specified by design. Based on simulation results.

<sup>2)</sup> Specified  $R_{\rm thJC}$  value is simulated at natural convection on a cold plate setup (all pins and the exposed Pad are fixed to ambient temperature).  $T_{\rm a}$  = 85°C, Total power dissipation 1.5 W.

<sup>3)</sup> The  $R_{\rm thJA}$  values are according to Jedec JESD51-3 at natural convection on 1s0p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 70µm Cu, 300 mm<sup>2</sup> cooling area. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.

<sup>4)</sup> The  $R_{\text{thJA}}$  values are according to Jedec JESD51-5,-7 at natural convection on 2s2p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 2 inner copper layers (outside 2 x 70  $\mu$ m Cu, inner 2 x 35 $\mu$ m Cu). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.



**EN Pin** 

# 5 EN Pin

The EN pin is a dual function pin:




Figure 3 Block Diagram EN pin

Note: The current consumption at the EN-pin  $I_{\rm EN}$  needs to be added to the total device current consumption. The total current consumption is the sum of the currents at the VS-pin  $I_{\rm S}$  and the EN-pin  $I_{\rm EN}$ .

# 5.1 EN Function

If the voltage at the pin EN is below a threshold of  $V_{\rm EN(off)}$  the LITIX<sup>TM</sup> Basic IC will enter Sleep mode. In this state all internal functions are switched off, the current consumption is reduced to  $I_{\rm S(sleep)}$ . A voltage above  $V_{\rm EN(on)}$  at this pin enables the device after the Power on reset time  $t_{\rm POR}$ .




Figure 4 Power on reset



**EN Pin** 

# 5.2 Internal Supply Pin

The EN pin can be used to supply the internal logic. There are two typical application conditions, where this feature can be used:

- 1) In "DC/DC control Buck" configurations, where the voltage  $V_{\rm s}$  can be below 5.5V.
- 2) In configurations, where a PWM signal is applied at the Vbatt pin of a light module. The buffer capacitor  $C_{\rm BUF}$  is used to supply the LITIX<sup>TM</sup> Basic IC during Vbatt low ( $V_{\rm s}$  low) periods. This feature can be used to minimize the turn-on time to the values specified in **Pos. 10.2.15**. Otherwise, the power-on reset delay time  $t_{\rm POR}$  (**Pos. 6.3.8**) has to be considered.

The capacitor can be calculated using the following formula:

$$C_{\text{BUF}} = t_{\text{LOW(max)}} \cdot \frac{I_{\text{EN(LS)}}}{V_{\text{S}} - V_{\text{D1}} - V_{\text{S(POR)}}} \tag{1}$$

See also a typical application drawing in Chapter 11.




Figure 5 External circuit when applying a fast PWM signal on  $V_{\mathrm{BATT}}$ 



**EN Pin** 




Figure 6 Typical waveforms when applying a fast PWM signal on  $V_{\mathsf{BATT}}$ 

The parameter  $t_{ON(VS)}$  is defined at Pos. 10.2.15. The parameter  $t_{OFF(VS)}$  depends on the load and supply voltage  $V_{BATT}$  characteristics.

### 5.3 EN Unused

In case of an unused EN pin, there are two different ways to connect it:

### 5.3.1 EN - Pull Up to VS

The EN pin can be connected with a pull up resistor (e.g. 10 k $\Omega$ ) to  $V_s$  potential. In this configuration the LITIX<sup>TM</sup> Basic IC is always enabled.

# 5.3.2 EN - Direct Connection to VS

The EN pin can be connected directly to the VS pin (IC always enabled). This configuration has the advantage (compared to the configuration described in **Chapter 5.3.1**) that no additional external component is required.



## 6 PWMI Pin

The PWMI pin is designed as a dual function pin.




Figure 7 Block Diagram PWMI pin

The pin can be used for PWM-dimming via a push-pull stage of a micro controller, which is connecting the PWMI-pin to a low or high potential.

Note: The micro controller's push-pull stage has to able to sink currents according to **Pos. 6.3.18** to activate the device.

Furthermore, the device offers also an internal PWM unit by connecting an external-RC network according to Figure 10.

# 6.1 PWM Dimming

A PWM signal can be applied at the PWMI pin for LED brightness regulation of all 3 output stages. The dimming frequency can be adjusted in a very wide range (e.g. 400 Hz). The PWMI pin is low active. Turn on/off thresholds  $V_{\rm PWMI(L)}$  and  $V_{\rm PWMI(H)}$  are specified in parameters Pos. 6.3.15 and Pos. 6.3.16.




Figure 8 Turn on and Turn off time for PWMI pin usage



### 6.2 Internal PWM Unit

Connecting a resistor and a capacitor in parallel on the PWMI pin enables the internal pulse width modulation unit. The following figure shows the charging and discharging defined by the RC-network according to **Figure 10** and the internal PWM unit.




Figure 9 PWMI operating voltages

The PWM Duty cycle (DC) and the PWM frequency can be adjusted using the formulas below. Please use only typical values of  $V_{\text{PWMI(L)}}$ ,  $V_{\text{PWMI(H)}}$  and  $I_{\text{PWMI(on)}}$  for the calculation of  $t_{\text{PWMI(on)}}$  and  $t_{\text{PWMI(off)}}$  (as described in Pos. 6.3.15 to Pos. 6.3.18).

$$t_{\text{PWMI(on)}} = -R_{\text{PWMI}} \cdot C_{\text{PWMI}} \cdot \text{LN} \left( \frac{V_{\text{PWMI(H)}} - I_{\text{PWMI(on)}} \cdot R_{\text{PWMI}}}{V_{\text{PWMI(L)}} - I_{\text{PWMI(on)}} \cdot R_{\text{PWMI}}} \right)$$
(2)

$$t_{\text{PWMI(off)}} = R_{\text{PWMI}} \cdot C_{\text{PWMI}} \cdot \text{LN} \left( \frac{V_{\text{PWMI(H)}}}{V_{\text{PWMI(L)}}} \right)$$
 (3)

$$f_{\text{PWMI}} = \frac{1}{t_{\text{PWMI(on)}} + t_{\text{PWMI(off)}}} \tag{4}$$

$$DC = t_{\text{PWMI(on)}} \cdot f_{\text{PWMI}} \tag{5}$$

Out of this equations the required  $C_{\mathrm{PWMI}}$  and  $R_{\mathrm{PWMI}}$  can be calculated:

$$C_{\text{PWMI}} = \frac{-I_{\text{PWMI(on)}} \cdot t_{\text{PWMI(off)}} \cdot \left[ \left( \frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right)^{\frac{t_{\text{PWMI(on)}}}{t_{\text{PWMI(off)}}}} - 1 \right]}{\text{LN}\left( \frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right) \cdot \left[ V_{\text{PWMI(L)}} \cdot \left( \frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right)^{\frac{t_{\text{PWMI(off)}}}{t_{\text{PWMI(off)}}}} - V_{\text{PWMI(H)}} \right]} \right]$$

$$(6)$$

$$R_{\text{PWMI}} = \frac{t_{\text{PWMI(off)}}}{C_{\text{PWMI}} \cdot \text{LN} \left( \frac{V_{\text{PWMI(H)}}}{V_{\text{PWMI(L)}}} \right)}$$
(7)



See Figure 10 for a typical external circuitry.

Note: In case of junction temperatures above  $T_{\rm j(CRT)}$  (Pos. 10.2.16) the device provides a temperature dependent current reduction feature as descirbed in **Chapter 10.1.1**. In case of output current reduction  $I_{\rm IN\_SET}$  is reduced as well, which leads to increased turn on-times  $t_{\rm PWMI(on)}$ , because the  $C_{\rm PWMI}$  is charged slower. The turn off-time  $t_{\rm PWMI(off)}$  remains the same.




Figure 10 Typical circuit using internal PWM unit

# 6.3 Electrical Characteristics Internal Supply / EN / PWMI Pin

### Electrical Characteristics Internal Supply / EN / PWMI pin

Unless otherwise specified:  $V_{\rm S}$  = 5.5 V to 40 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $R_{\rm SET}$  = 12 k $\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	ter Symbol Limit Val			/alues Unit		Conditions
			Min.	Тур.	Max.		
6.3.1	Current consumption, sleep mode	$I_{\mathrm{S(sleep)}}$	_	0.1	2	μА	$^{1)}$ $V_{\rm EN}$ = 0.5 V $T_{\rm j}$ < 85 °C $V_{\rm S}$ = 18 V $V_{\rm OUTx}$ = 3.6 V
6.3.2	Current consumption, active mode	$I_{S(on)}$				mA	$I_{\rm IN\_SET} = 0.5  {\rm V}$ $I_{\rm IN\_SET} = 0  {\rm \mu A}$ $I_{\rm j} < 105  {\rm ^{\circ}C}$ $I_{\rm SE} = 18  {\rm V}$ $I_{\rm OUTx} = 3.6  {\rm V}$
			_	_	1.4		$V_{\rm EN}$ = 5.5 V
			_	_	0.75		$V_{\sf EN}$ = 18 V
			_	_	1.5		<sup>1)</sup> $R_{\text{EN}}$ = 10 kΩ between VS and EN-pin



# Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified:  $V_{\rm S}$  = 5.5 V to 40 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $R_{\rm SET}$  = 12 k $\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	s. Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
6.3.3	Current consumption,	$I_{\mathrm{S(dis,ST)}}$				mA	$^{2)} V_{\rm S}$ = 18 V
	device disabled via ST						<i>T</i> <sub>i</sub> < 105 °C
							$V_{\rm ST}$ = 5 V
			_	_	1.4		$V_{\rm EN}$ = 5.5 V
			_	_	0.65		$V_{\rm EN}$ = 18 V
			_	_	1.4		$^{1)}R_{\rm EN}$ = 10 k $\Omega$ between
							VS and EN-pin
6.3.4	Current consumption,	$I_{\text{S(dis,IN\_SET)}}$				mA	$^{2)} V_{\rm S}$ = 18 V
	device disabled via IN_SET						<i>T</i> <sub>i</sub> < 105 °C
							$V'_{IN\_SET}$ = 5 V
			_	_	1.4		$V_{\rm EN}$ = 5.5 V
			_	_	0.7		$V_{\rm EN}$ = 18 V
			_	_	1.4		$^{1)}R_{\rm EN}$ = 10 kΩ between
							VS and EN-pin
6.3.5	Current consumption,	$I_{\rm S(dis,PWMI)}$				mA	$^{2)} V_{\rm S}$ = 18 V
	device disabled via PWMI	(2.2).					<i>T</i> <sub>i</sub> < 105 °C
							$\vec{V}_{PWMI} = 3.4\;V$
			_	_	1.6		$V_{\rm EN}$ = 5.5 V
			_	_	0.75		$V_{\rm EN}$ = 18 V
			_	_	1.6		$^{1)}R_{\text{EN}}$ = 10 kΩ between
							VS and EN-pin
6.3.6	Current consumption,	$I_{S(fault,STu)}$				mA	$^{2)} V_{\rm S}$ = 18 V
	active mode in single fault						$T_{\rm j}$ < 105 °C
	detection condition with ST-						$R_{\rm SET}$ = 12 k $\Omega$
	pin unconnected						$V_{PWMI} = 0.5V$
							$V_{OUTx}$ = 18 V
			_	_	1.7		$V_{\rm EN}$ = 5.5 V
			_	_	1.1		$V_{EN}$ = 18 V
			_	_	1.8		$^{1)}R_{\rm EN}$ = 10 k $\Omega$ between
							VS and EN-pin
6.3.7	Current consumption,	$I_{\rm S(fault,STG)}$				mA	$^{2)} V_{\rm S}$ = 18 V
	active mode in single fault						T <sub>i</sub> < 105 °C
	detection condition with ST-						$R'_{SET}$ = 12 k $\Omega$
	pin connected to GND						$V_{\text{PWMI}} = 0.5 \text{ V}$
							$V_{\rm OUTx}$ = 18 V
							$V_{\rm ST}$ = 0 V
			_	_	6.0		$V_{\rm EN}$ = 5.5 V
			_	_	4.9		$V_{\rm EN}$ = 18 V
			_	_	5.9		$^{1)}R_{\rm EN}$ = 10 kΩ between
							VS and EN-pin
6.3.8	Power-on reset delay time 3)	$t_{POR}$	_	_	25	μs	<sup>1)</sup> $V_{\rm S} = V_{\rm EN} = 0 \rightarrow 13.5  {\rm V}$
							$V_{\rm OUTx(nom)} = 3.6 \pm 0.3 V$
							$I_{\text{OUTx}}$ = 80% $I_{\text{OUTx(nom)}}$



## Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified:  $V_{\rm S}$  = 5.5 V to 40 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $R_{\rm SET}$  = 12 k $\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	I	Limit Value	es	Unit	Conditions
			Min.	Тур.	Max.		
6.3.9	Required supply voltage for output activation	$V_{S(on)}$	-	-	4	V	$\begin{split} V_{\text{EN}} &= 5.5 \text{ V} \\ V_{\text{OUTx}} &= 3 \text{ V} \\ I_{\text{OUTx}} &= 50\% \ I_{\text{OUTx(nom)}} \end{split}$
6.3.10	Required supply voltage for current control	V <sub>S(CC)</sub>	_	-	5.2	V	$V_{\rm EN}$ = 5.5 V $V_{\rm OUTx}$ = 3.6 V $I_{\rm OUTx}$ $\geq$ 90% $I_{\rm OUTx(nom)}$
6.3.11	EN turn on threshold	$V_{EN(on)}$	_	_	2.5	V	_
6.3.12	EN turn off threshold	$V_{EN(off)}$	0.8	_	_	V	_
6.3.13	EN input current during low supply voltage	$I_{EN(LS)}$	-	-	1.8	mA	$^{1)}$ $V_{\rm S}$ = 4.5 V $T_{\rm j}$ < 105 °C $V_{\rm EN}$ = 5.5 V
6.3.14	EN high input current	$I_{EN(H)}$	- - - -	- - -	0.1 0.1 1.65 0.45	mA	$T_{\rm j}$ < 105 °C $V_{\rm S}$ = 13.5 V, $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = 18 V, $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = $V_{\rm EN}$ = 18 V $V_{\rm S}$ = 18 V, $V_{\rm EN}$ = 10 k $\Omega$ between VS and EN-pin
6.3.15	PWMI (active low) Switching low threshold (outputs on)	$V_{PWMI(L)}$	1.5	1.85	2.3	V	<sup>1)4)</sup> V <sub>S</sub> = 818 V
6.3.16	PWMI(active low) Switching high threshold (outputs off)	V <sub>PWMI(H)</sub>	2.45	2.85	3.2	V	<sup>1)4)5)</sup> V <sub>S</sub> = 818 V
6.3.17	PWMI Switching threshold difference $V_{\rm PWMI(H)}$ - $V_{\rm PWMI(L)}$	$\Delta V_{PWMI}$	0.75	1	1.10	V	<sup>1)4)5)</sup> V <sub>S</sub> = 818 V
6.3.18	PWMI (active low) Low input current with active channels (voltage $< V_{\rm PWMI(L)}$ )	$I_{\mathrm{PWMI(on)}}$	I <sub>IN_SET</sub> *3.1	I <sub>IN_SET</sub> *4	I <sub>IN_SET</sub> *4.9	μА	$^{1)}$ $T_{\rm j}$ = 25115 °C $I_{\rm IN\_SET}$ = 100 $\mu$ A $V_{\rm PWMI}$ = 1.7 V $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = 818 V
6.3.19	PWMI(active low) High input current	$I_{PWMI(off)}$	-5	-	5	μΑ	$V_{\rm PWMI} = 5 \text{ V}$ $V_{\rm EN} = 5.5 \text{ V}$ $V_{\rm S} = 818 \text{ V}$

<sup>1)</sup> Not subject to production test, specified by design

<sup>2)</sup> The total device current consumption is the sum of the currents  $I_{\rm S}$  and  $I_{\rm EN(H)}$ , please refer to Pos. 6.3.14

<sup>3)</sup> See also Figure 4

<sup>4)</sup> Parameter valid if an external PWM signal is applied

<sup>5)</sup> If TTL level compatibility is required, use  $\mu C$  open drain output with pull up resistor



**IN\_SET Pin** 

# 7 IN\_SET Pin

The IN\_SET pin is a multiple function pin for output current definition, input and diagnostics:




Figure 11 Block Diagram IN\_SET pin

# 7.1 Output Current Adjustment via RSET

The output current for all three channels can only be adjusted simultaneously. The current adjustment can be done by placing a low power resistor ( $R_{\text{SET}}$ ) at the IN\_SET pin to ground. The dimensioning of the resistor can be done using the formula below:

$$R_{\text{SET}} = \frac{k}{I_{\text{OUT}}} \tag{8}$$

The gain factor k ( $R_{\rm SET}$  \* output current) is specified in **Pos. 10.2.4** and **Pos. 10.2.5**. The current through the  $R_{\rm SET}$  is defined by the resistor itself and the reference voltage  $V_{\rm IN\_SET(ref)}$ , which is applied to the IN\_SET during supplied device.

# 7.2 Smart Input Pin

The IN\_SET pin can be connected via  $R_{\rm SET}$  to the open-drain output of a  $\mu \rm C$  or to an external NMOS transistor as described in Figure 12. This signal can be used to turn off the output stages of the IC. A minimum IN\_SET current of  $I_{\rm IN\_SET(act)}$  is required to turn on the output stages. This feature is implemented to prevent glimming of LEDs caused by leakage currents on the IN\_SET pin, see Figure 15 for details. In addition, the IN\_SET pin offers the diagnostic feedback information, if the status pin is connected to GND. Another diagnostic possibility is shown in Figure 13, where the diagnosis information is provided via the ST pin (refer to Chapter 8 and Chapter 9) to a micro controller. In case of a fault event with the ST pin connected to GND the IN\_SET voltage is increased to  $V_{\rm IN\_SET(N-1)}$  Pos. 9.3.2. Therefore, the device has two voltage domains at the IN\_SET-pin, which is shown in Figure 16.



**IN\_SET Pin** 




Figure 12 Schematics IN\_SET interface to μC, diagnosis via IN\_SET pin




Figure 13 Schematics IN\_SET interface to  $\mu$ C, diagnosis via ST pin

The resulting switching times are shown in Figure 14:




Figure 14 Switching times via IN\_SET



**IN\_SET Pin** 




Figure 15  $I_{
m OUT}$  versus  $I_{
m INSET}$ 




Figure 16 Voltage domains for IN\_SET pin, if ST pin is connected to GND



ST Pin

## 8 ST Pin

The ST pin is a multiple function pin.




Figure 17 Block Diagram ST pin

# 8.1 Diagnosis Selector

If the status pin is unconnected or connected to GND via a high ohmic resistor ( $V_{\rm ST}$  to be below  $V_{\rm ST(L)}$ ), the ST pin acts as diagnosis output pin. In normal operation (device is activated) the ST pin is pulled to GND via the internal pull down current  $I_{\rm ST(PD)}$ . In case of an open load condition the ST pin is switched to  $V_{\rm ST(N-1)}$  after the N-1 detection filter time.

If the device is operated in PWM operation via the VS and/or EN pins the ST pin should be connected to GND via a high ohmic resistor (e.g.  $470k\Omega$ ) to ensure proper device behavior during fast rising VS and/or EN slopes.

If the ST pin is shorted to GND the diagnostic feedback is performed via the IN\_SET-pin, which is shown in **Chapter 7.2** and **Chapter 9**.

### 8.2 Diagnosis Output

If the status pin is unconnected or connected to GND via a high ohmic resistor ( $V_{\rm ST}$  to be below  $V_{\rm ST(L)}$ ), it acts as a diagnostic output. In case of a fault condition the ST pin rises its voltage to  $V_{\rm ST(N-1)}$  (Pos. 9.3.7). Details are shown in Chapter 9.

### 8.3 Disable Input

If an external voltage higher than  $V_{\rm ST(H)}$  (Pos. 9.3.5) is applied to the ST pin, the device is switched off. This function is used for applications, where multiple drivers should be used for one light function. It is possible to combine the drivers' fault diagnosis via the ST pins. If a single LED chain fails, the entire light function is switched off. In this scenario e.g. the diagnostic circuit on the body control module can easily distinguish between the two cases (normal load or load fault), because nearly no current is flowing into the LED module during the fault scenario - the drivers consume a current of  $I_{\rm S(fault,STu)}$  (Pos. 6.3.6) or  $I_{\rm S(dis,ST)}$  (Pos. 6.3.3).

As soon as one LED chain fails, the ST-pin of this device is switched to  $V_{\rm ST(N-1)}$ . The other devices used for the same light function can be connected together via the ST pins. This leads to a switch off of all devices connected together. Application examples are shown in **Chapter 11**.



ST Pin




Figure 18 Switching times via ST Pin



**Load Diagnosis** 

# 9 Load Diagnosis

#### 9.1 N-1 Detection

The N-1 diagnosis is specially designed to detect error conditions in LED arrays with multiple LED chains used for one light function. If one LED within one chain fails in open condition the respective LED chain is off. Different automotive applications require a complete deactivation of a light function, if the desired brightness of the function (LED array) can not be achieved due to an internal error condition. Such a deactivation feature is integrated in the LITIX<sup>TM</sup> Basic IC.

The functionality of the N-1 pin is shown in the following block diagram:




Figure 19 Block Diagram N-1 pin

In applications, where more than one LITIX<sup>TM</sup> Basic IC is used, the devices can be connected via the ST pins as shown in **Figure 23**. This circuit can be used to disable all output stages (of all LITIX<sup>TM</sup> Basic ICs) during an open load event on one channel. The outputs are deactivated after a N-1 filter time  $t_{N-1}$ , which is defined by the charging current  $I_{N-1}$  (**Pos. 9.3.10**). The time is adjustable with a capacitor connected to the N-1 pin according the following equation:

$$t_{\rm typ} = \frac{C_{\rm N-1} \cdot V_{\rm N-1(th)}}{I_{\rm N-1}} \tag{9}$$



**Load Diagnosis** 




Figure 20 IN\_SET behavior during open load condition with ST pin connected to GND



**Load Diagnosis** 




Figure 21 IN\_SET and ST behavior during open load condition (ST unconnected)

The N-1 status is latched. The output stages can be re-enabled by a Low to High transition at the EN pin or by a Power on reset. To provide a Limp Home functionality (lower number of LEDs instead of complete deactivation) in the case of a partially damaged LED array, the N-1 filter time  $t_{\rm N-1}$  can be used. If a PWM signal with an ON-time of less than  $t_{\rm N-1}$  is applied to the VS and EN pins, the N-1 detection feature will not be activated.

If there is more than one device used for N-1 detection the maximum number of devices, which can be connected as shown in **Figure 23**, is limited to  $n_{N-1}$ . The maximum number of devices in N-1 configuration is calculated