imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



SPIDER - TLE7235E

8 Channel High-Side and Low-Side Relay Switch with Limp Home Mode

Automotive Power



Never stop thinking



Table of Contents

Table of Contents

	Table of Contents	2
1	Overview	
2 2.1	Block Diagram	6
3 3.1 3.2	Pin Configuration Pin Assignment Pin Definitions and Functions	8
4 4.1 4.2 4.3	Electrical Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance	10 11
5 5.1 5.2 5.3 5.4	Power Supply Operation Modes Limp Home Mode Reset Electrical Characteristics	13 13 13
6 6.1 6.2 6.3 6.4 6.5 6.6	Power Stages Input Circuit Channels 4 and 5 Inductive Output Clamp Timing Diagrams Electrical Characteristics Command Description	16 16 17 18 19
7 7.1 7.2 7.3 7.4 7.5 7.6	Protection Functions Over Load Protection Over Temperature Protection ESD protection Reverse Polarity Protection Loss of V _{bb} Electrical Characteristics	21 21 21 21 21
8 8.1 8.2	Diagnostic Features Electrical Characteristics Command Description	24
9 9.1 9.2 9.3 9.4 9.5 9.6	Serial Peripheral Interface (SPI) SPI Signal Description Daisy Chain Capability SPI Protocol Register Overview Timing Diagrams Electrical Characteristics	27 28 29 30 31
10	Package Outlines	34
11	Application Information	35
12	Revision History	36



SPI Driver for Enhanced Relay Control


TLE7235E



1 Overview

Features

- 8 bit SPI for diagnostics and control, providing daisy chain capability
- Very wide range for digital supply voltage
- Two configurable input pins offer complete flexibility for PWM operation
- Stable behavior at under voltage
- Green Product (RoHS compliant)
- AEC Qualified



PG-SSOP-24-4

Description

The TLE7235E is an eight channel high-side and low-side power switch in PG-SSOP-24-4 package providing embedded protective functions. It is especially designed for standard relays and LEDs in automotive applications.

The output stages incorporate two low-side, four high-side and two auto configuring high-side or low-side switches.

A serial peripheral interface (SPI) is utilized for control and diagnosis of the device and the load. For direct control, there are two input pins available.

The TLE7235E provides a micro controller fail-safe function which is activated via a high signal at the limp home input pin. There is a power supply integrated in the device to ensure this functionality even without digital supply voltage.

The power transistors are built by N-channel power MOSFETs. The device is monolithically integrated in Smart Power Technology.

Туре	Package	Marking
TLE7235E	PG-SSOP-24-4	TLE7235E



Overview

Table 1 Product Summary

Operating range power supply voltage	V _{bb}	5.5 28 V
Digital supply voltage	V _{DD}	3.0 5.5 V
Typical On-State resistance at 25 °C	R _{DS(ON)}	
high-side: 2 channels (Relay)		0.9 Ω
high-side: 2 channels (Generic, LED)		1.6 Ω
auto configuring: 2 channels (Relay, Supplies)		0.9 Ω
low-side: 2 channels (Relay)		0.9 Ω
Nominal load current (all channels active)	I _{L(nom, min)}	
Relay		350 mA
LED, Generic		175 mA
Over load switch off threshold	I _{DS(OVL, min)}	500 mA
Output leakage current per channel at 25 °C	I _{DS(OFF, max)}	1 μΑ
Drain to source clamping voltage	V _{DS(CL, min)}	41 V
Source to ground clamping voltage	V _{bb(CL, max)}	-16 V
SPI clock frequency	f _{SCLK(max)}	5 MHz

Protective Functions

- Over load and short circuit protection
- Thermal shutdown
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- Latched diagnostic information via SPI
- · Open load detection in OFF-state
- Over load detection in ON-state
- Over temperature

Limp Home / Fail-Safe Functions

- Limp home activation via pin LHI
- Limp home configuration via input pins

Applications

- Especially designed for driving relays and LEDs in automotive applications
- All types of resistive and inductive loads
- Suitable to switch 5 V power supply lines by auto configuring channels

TLE7235E



Detailed Description

The TLE7235E is an eight channel high-side and low-side relay switch providing embedded protective functions. The output stages incorporate two low-side switches (0.9 Ω per channel), four high-side switches (two channels with 0.9 Ω and two channels with 1.6 Ω) and two auto-configuring high-side or low-side switches (0.9 Ω per channel). The auto-configuring switches can be utilized in high-side or low-side configuration just by connecting the load accordingly. They are also suitable to switch a 5 V supply line in high-side configuration. Protective and diagnostic functions adjust automatically to the chosen configuration.

The 8 bit serial peripheral interface (SPI) is utilized for control and diagnosis of the device and the loads. The SPI interface provides daisy chain capability in order to assemble multiple devices in one SPI chain by using the same number of micro-controller pins.

Furthermore, the TLE7235E is equipped with two input pins that can be individually routed to the output control of each channel thus offering complete flexibility in design and PCB-layout. The input multiplexer is controlled via SPI.

In limp home mode (fail-safe mode), the input pins are directly routed to the configurable output channels 4 and 5. The limp home mode operates independently of digital power supply and is activated via pin LHI.

The device provides full diagnosis of the load via open load, over load and short circuit detection. SPI diagnosis flags indicate latched fault conditions that may have occurred.

Each output stage is protected against short circuit. In case of over load, the affected channel switches off. There are temperature sensors available for each channel to protect the device against over temperature.

The device protects itself with a build in reverse polarity protection which prohibits intrinsic current flow through the logic during reverse polarity. However the output stages still incorporate a reverse diode where current can flow through during reverse polarity.

The power transistors are built by N-channel power MOSFETs. The inputs are ground referenced CMOS compatible. The device is monolithically integrated in Smart Power Technology.



Block Diagram

2 Block Diagram




Figure 1 Block Diagram



Block Diagram

2.1 Terms

Figure 2 shows all terms used in this data sheet.




Figure 2 Terms

In all tables of the electrical characteristics is valid:

Channel related symbols without channel number are valid for each channel separately (e.g. V_{DS} specification is valid for $V_{\text{DS0}} \dots V_{\text{DS7}}$). In order to make the description of output currents easier, the load current I_{Out} is equivalent to the drain current I_{OUT} in low-side configuration and the source current I_{OUT} in high-side configuration.

All SPI register bits are marked as follows: ADDR. PARAMETER (e.g. ICR01.INX1). In SPI register description, the values in bold letters (e.g. 0) are default values.



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 3 Pin Configuration PG-SSOP24-4

3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
Power S	Supply	Į	
21	VDD	-	Digital power supply
24	VBB	-	Power supply
13	GND	-	Digital, analog and power ground
25	SUB	-	Substrate pins for thermal connection.
			To enable reverse polarity protection these pins must be floating
Power S	Stages		
23	OUT0	0	Source of high side power transistor channel 0
3	OUT1	0	Source of high side power transistor channel 1
22	OUT2	0	Source of high side power transistor channel 2
4	OUT3	0	Source of high side power transistor channel 3
16	D4	0	Drain of auto configuring power transistor 4
14	S4	0	Source of auto configuring power transistor 4
8	D5	0	Drain of auto configuring power transistor 5
10	S5	0	Source of auto configuring power transistor 5
15	OUT6	0	Drain of low side power transistor channel 6
9	OUT7	0	Drain of low side power transistor channel 7
Inputs	1	L.	·
5	LHI	I	Limp home activation input pin (pull down)
6	IN1	I	Input multiplexer input 1 pin (pull down)



TLE7235E

Pin Configuration

Pin	Symbol	I/O	Function	
7	IN2	I	Input multiplexer input 2 pin (pull down)	
SPI		1		
20	CS	I	SPI Chip select (pull up)	
19	SCLK	I	Serial clock	
18	SI	I	Serial data in	
17	SO	0	Serial data out	
Others		1		
1,2,11,12	n.c.	I	not connected	



4 Electrical Characteristics

4.1 Absolute Maximum Ratings ¹⁾

Stresses above the ones listed here may affect device reliability or may cause permanent damage to the device. The values below are not considering combinations of different maximum conditions at one time

 T_j = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

	lute Maximum Ratings ¹⁾					T (0) ""
Pos.	Parameter	Symbol		it Values	Unit	Test Conditions
			min.	max.		
	r Supply	1				
4.1.1	Power supply voltage	V _{bb}	-16	40	V	-16V max. 2 minutes
4.1.2	Digital supply voltage	V_{DD}	-0.3	5.5	V	-
4.1.3	Power supply voltage for full short circuit protection (single pulse) $(T_i = -40 \text{ °C} \dots 150 \text{ °C})$	$V_{bat(SC)}$	0	28	V	-
Power	Stages	J.		1		
4.1.4	Load current	IL			А	-
	channel 0, 1, 4, 5, 6, 7		-0.5	0.5		
	channel 2, 3		-0.25	0.25		
4.1.5	Voltage at power transistor	V _{DS}	_	41	V	-
4.1.6	Power transistor's source voltage	V _{Out_S}	-16	_	V	-
4.1.7	Power transistor's drain voltage	V _{Out_D}	-	41	V	-
4.1.8	Max. energy dissipation one channel single pulse for ch. 0, 1, 4, 5, 6, 7	E _{AS}			mJ	2)
			-	65		T _{j(0)} = 105 °C I _{D(0)} = 0.35 A
			-	50		T _{j(0)} = 150 °C I _{D(0)} = 0.250 A
4.1.9	Maximum energy dissipation one channel repetitive pulses for ch. 0, 1, 4, 5, 6, 7	E_{AR}			mJ	2)
	1 · 10 ⁴ cycles		-	18		T _{j(0)} = 105 °C I _{D(0)} = 0.250 A
	1 · 10 ⁶ cycles		-	13		$T_{\rm j(0)}$ = 105 °C $I_{\rm D(0)}$ = 0.220 A
4.1.10	Max. energy dissipation one channel single pulse for ch. 2,3	E _{AS}			mJ	2)
			_	50		$T_{\rm j(0)}$ = 105 °C $I_{\rm D(0)}$ = 0.250 A
			-	30		<i>T</i> _{j(0)} = 150 °C <i>I</i> _{D(0)} = 0.250 A

¹⁾ not subject to production test



Electrical Characteristics

 T_j = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Abso Pos.	Parameter	Symbol	Lim	it Values	Unit	Test Conditions	
			min.	max.	ł		
4.1.11	Maximum energy dissipation one channel repetitive pulses for ch. 2,3	E _{AR}			mJ	2)	
	1 · 10 ⁴ cycles		-	12		<i>T</i> _{j(0)} = 105 °C <i>I</i> _{D(0)} = 0.180 A	
	1 · 10 ⁶ cycles		-	11		$T_{j(0)}$ = 105 °C $I_{D(0)}$ = 0.180 A	
Logic	Pins						
4.1.12	Voltage at input pins	$V_{\rm IN}$	-0.3	V _{DD} + 0.3	V	3)	
4.1.13	Voltage at LHI pin	V_{LHI}	-0.3	5.5	V	-	
4.1.14	Voltage at chip select pin	V _{CS}	-0.3	V _{DD} + 0.3	V	3)	
4.1.15	Voltage at serial clock pin	V _{SCLK}	-0.3	V _{DD} + 0.3	V	3)	
4.1.16	Voltage at serial input pin	V _{SI}	-0.3	V _{DD} + 0.3	V	3)	
4.1.17	Voltage at serial output pin	V _{SO}	-0.3	V _{DD} + 0.3	V	3)	
Tempe	eratures						
4.1.18	Junction Temperature	Tj	-40	150	°C	-	
4.1.19	Storage Temperature	$T_{\rm stg}$	-55	150	°C	-	
ESD S	Susceptibility	_ .				· ·	
4.1.20	ESD susceptibility on all pins	V_{ESD}	-2	2	kV	HBM ⁴⁾	
1) not	subject to production test	+	- J.	+		ļ	

1) not subject to production test

2) Pulse shape represents inductive switch off: $I_L(t) = I_L(0) * (1 - t / t_{pulse}); 0 < t < t_{pulse}$

3) $V_{\rm DD}$ + 0.3 V < 5.5 V

4) ESD susceptibility, HBM according to EIA/JESD 22-A114

4.2 Functional Range

Pos.	Parameter	Symbol	Liı	nit Values	Unit	Conditions	
			Min.	Max.			
4.2.1	Supply Voltage Range for Nominal Operation	V _{bb(nom)}	9	16	V	-	
4.2.2	upper Supply Voltage Range for Extended Operation	$V_{\rm bb(ext),up}$	16	28	V	Parameter Deviations possible	
4.2.3	lower Supply Voltage Range for Extended Operation	$V_{\rm bb(ext),low}$	5.5	9	V	Parameter Deviations possible	
4.2.4	Junction Temperature	Tj	-40	150	°C	-	

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



Electrical Characteristics

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to **www.jedec.org**.

Therm	Thermal Resistance ¹⁾								
Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions		
			Min.	Тур.	Max.				
4.3.1	Junction to Case, bottom	$R_{\mathrm{thJC,back}}$	-	_	4	K/W	2)		
4.3.2	Junction to Case, top	$R_{ m thJC,top}$	-	-	35	K/W	2)		
4.3.3	Junction to Pin (6,7,18 or 19)	R _{thJPin}	-	-	12	K/W	2)		
4.3.4	Junction to Ambient (1s0p, min. footprint)	$R_{\mathrm{thJA,min}}$	-	95	-	K/W	3)		
4.3.5	Junction to Ambient (1s0p+300mm ² Cu)	R _{thJA,300}	-	50	-	K/W	4)		
4.3.6	Junction to Ambient (1s0p+600mm ² Cu)	R _{thJA,600}	-	40	-	K/W	5)		
4.3.7	Junction to Ambient (2s2p)	$R_{\rm thJA,2s2p}$	-	31	-	K/W	6)		
			1						

1) Not subject to production test

2) Specified R_{thJSP} value is simulated at natural convection on a cold plate setup (all pins are fixed to ambient temperature). $T_a = 85 \,^{\circ}\text{C}$. Ch1 to Ch8 are dissipating 1 W power (0.125 W each).

 Specified R_{thJA} value is according to Jedec JESD51-2,-3 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with minimal footprint copper area and 70 μm thickness. T_a = 85 °C, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).

4) Specified R_{thJA} value is according to Jedec JESD51-2,-3 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 300mm² and 70 μ m thickness. T_a = 85 °C, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).

5) Specified R_{thJA} value is according to Jedec JESD51-2,-3 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 600mm² and 70 μ m thickness. T_a = 85 °C, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).

6) Specified R_{thJA} value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). T_a = 85 °C, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).



Power Supply

5 **Power Supply**

The TLE7235E is supplied by two supply voltages V_{bb} and V_{DD} . The V_{bb} supply line is connected to a battery feed and used by the power switches and by an integrated power supply for the register banks. There is an under voltage reset function implemented for the V_{bb} power supply. After start-up of the power supply, all SPI registers are reset to their default values and the device is in sleep mode (standby). The SPI command CMD.WAKE = 1 is switching the device to operation mode (ON), while a command CMD.STB = 1 send the device to sleep mode (standby) again.

The V_{DD} supply line is used by the SPI shift register related circuitry and for driving the SO line. As a result, the daisy chain function is available as soon as V_{DD} is provided in the specified range independent of V_{bb} . A capacitor between pins V_{DD} and GND is recommended (especially in case of EMI).

5.1 Operation Modes

There is a limp home functionality implemented in the TLE7235E, which is activated via pin LHI. Please refer to **Section 5.2** for details.

The device provides a sleep mode (stand by) to minimize current consumption, which also resets the register banks. It is entered and left by dedicated SPI commands . The sleep mode current is minimized only when limp home is inactive. After limp home, the device enters sleep mode automatically.

The following table shows the operation modes depending on V_{bb} , V_{DD} and the limp home input signal LHI.

0 V	0 V	0 V	12 V	12 V	12 V	12 V
0 V	5 V	5 V	0 V	0 V	5 V	5 V
Х	0 V	5 V	0 V	5 V	0 V	5 V
-	-	-	1	1	1	1
-	-	-	-	1	-	1
-	1	1	-	-	1	1
reset	reset	reset	1	reset	1	reset
-	-	-	1	-	1	-
	0 V X - - - - reset	0 V 5 V X 0 V - ✓ reset reset	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

5.2 Limp Home Mode

The TLE7235E offers the capability of driving dedicated channels during fail-safe operation of the system. This limp home mode is activated by a high signal at pin LHI. In limp home mode, the SPI registers are reset and the input pins are directly routed to the auto configuring channels (channel 4 and 5). As a result, the limp home operation can be chosen for high-side and low-side driven loads.

Due to the integrated power supply, limp home operation is independent of digital power supply V_{DD} . In case of stand-by, a high signal at pin LHI will wake up the device. After limp home operation, the device enters sleep mode in any case.

5.3 Reset

There are several reset trigger implemented in the device. A reset switches off all channels and sets the registers to default values. After any kind of reset, the transmission error flag (TER) is set.

Under Voltage Reset:

During this device condition a read on SPI always delivers the Standard Diagnostic Frame with a TER flag. This under voltage reset is released when all the supply voltages levels are above under voltage threshold.



Power Supply

Reset Command: There is a reset command available to reset all register bits of the register bank and the diagnosis registers. As soon as CMD.RST = 1, a reset is triggered.

Limp Home Mode: In limp home mode, the SPI write-registers are reset. The SPI interface is operating normally, so the limp home bit LHI as well as the diagnosis flags can be read, but no command is accepted until the device leaves the Limp home operation.



Power Supply

5.4 Electrical Characteristics

Unless otherwise specified:

 $V_{\rm DD}$ = 3.0 V to 5.5V, $V_{\rm BAT}$ = 9.0 V to 16V, $T_{\rm i}$ = -40 °C to +150 °C

Pos.	Parameter	Symbol	Li	mit Va	lues	Unit	Test Conditions
			min.	typ.	max.	1	
Powe	r Supply $V_{\rm bb}$	•		-	-		
5.4.1	Supply voltage for full operation	$V_{\rm bb}$	9	-	28	V	
5.4.2	Under voltage reset threshold voltage	$V_{\rm bb(UV)}$	-	-	5.5	V	
.4.3	Operating current	I _S	-	-	15	mA	V _{bb} = 16 V
			-	-	12	mA	¹⁾ V_{bb} = 16 V all diagnosis off
5.4.4	Sleep mode current with disconnected loads (stand by)	I _{S(Sleep)}			10	μA	$V_{bb} = 16 V$ $V_{LHI} = 0 V$ $AWK = 0$
			-	-	10	_	$T_{\rm j} = 25 {}^{\circ}{\rm C}^{1)}$
			-	-	13	_	$T_{\rm j}$ = 85 °C ¹⁾
			-	-	20		<i>T</i> _j = 150 °C
	I Power Supply V_{DD}					1	1
.4.5	•, •	V_{DD}	3.0	-	5.5	V	
4.6	Under voltage reset threshold voltage	V _{DD(PO)}	-	-	3.0	V	
.4.7	Logic supply current	I _{DD}	_	_	0.2	mA	$f_{\text{SCLK}} = 0 \text{ Hz}$ $V_{\text{CS}} = 0 \text{ V}$ AWK= 1 $V_{\text{CS}} = 0 \text{ V}$
5.4.8	Logic supply sleep mode current	$I_{\rm DD(Sleep)}$				μA	$V_{\rm CS} = V_{\rm DD}$ AWK = 0
			_	-	20		$T_{\rm j}$ = 25 °C ¹⁾
			-	-	20		$T_{\rm j}$ = 85 °C ¹⁾
			-	-	40		<i>T</i> _j = 150 °C
imin	gs						
.4.9	Sleep mode wake-up time	t _{wu(Sleep)}	-	-	200	μs	1)
5.4.10	$V_{\rm bb}$ under voltage reset delay time	t _{bb(UVR)}	-	-	1	μs	1)
	T T 1 11 11 11		1			1	1)

5.4.11 V_{DD} under voltage reset delay time $t_{DD(UVR)}$ 1)Not subject to production test, specified by design.

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected at V_{bb} = 13.5 V, V_{DD} = 5.0 V, T_j = 25 °C.

_

1)

μs

1



The TLE7235E is an eight channel high-side and low-side relay switch. The power stages are built by N-channel vertical power MOSFET transistors. The gates of the high-side switches are controlled by charge pumps.

6.1 Input Circuit

There are two input pins available at TLE7235E, which can be configured to be used for control of the output stages. The INXn parameter of the input configuration register provide following possibilities:

- channel is switched off
- channel is switched according to signal level at input pin IN1
- channel is switched according to signal level at input pin IN2
- channel is switched on

Figure 4 shows the input circuit of TLE7235E.




Figure 4 Input Multiplexer

The current sink to ground ensures that the channels switch off in case of open input pin. The zener diode protects the input circuit against ESD pulses.

6.2 Channels 4 and 5

The TLE7235E provides two auto-configuring high-side or low-side switches (channels 4 and 5). They adjust the diagnostic and protective functions according their potentials at drain and source automatically.

In high-side configuration, the load is connected between ground and source of the power transistors (S4 or S5). The drain of the power transistors (D4 and D5) can be connected to any potential between GND-pin potential and VBB-pin potential. When the drain is connected to VBB, the channel behave like the other high side channels. The drain can also be connected to a 5 V power supply and the source pin will be utilized as switched 5 V supply line.


In low-side configuration, the source of the power transistors are to be connected to GND.

The configuration can be chosen for each of these channels individually, so it is feasible to connect one channel in low-side and the other in high-side configuration.



6.3 Inductive Output Clamp

When switching off inductive loads with low-side switches, the potential at pin OUT rises to $V_{\text{DS(CL)}}$ potential, because the inductance intends to continue driving the current. For the high-side channels, the potential at pin OUT drops below ground potential to $V_{\text{S(CL)}}$. The voltage clamping is necessary to prevent destruction of the device, see **Figure 5** for details. Nevertheless, the maximum allowed load inductance is limited by the max. clamping energy E_{AR} see electrical characteristics "E_{AR}" on Page 10.





Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the TLE7235E. This energy can be calculated with following equations:

$$E = V_{D(CL)} \cdot \left[\frac{V_{bb} - V_{D(CL)}}{R_L} \cdot \ln \left(1 - \frac{R_L \cdot I_L}{V_{bb} - V_{D(CL)}} \right) + I_L \right] \cdot \frac{L}{R_L}$$
 Low-side (1)

$$E = (V_{bb} - V_{S(CL)}) \cdot \left[\frac{V_{S(CL)}}{R_L} \cdot \ln\left(1 - \frac{R_L \cdot I_L}{V_{S(CL)}}\right) + I_L\right] \cdot \frac{L}{R_L}$$
 High-side (2)

These equations simplify under the assumption of $R_{\rm L}$ = 0:

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 - \frac{V_{bb}}{V_{bb} - V_{D(CL)}}\right) \qquad \text{Low-side} \qquad (3)$$
$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 - \frac{V_{bb}}{V_{S(CL)}}\right) \qquad \text{High-side} \qquad (4)$$

The maximum energy, which is converted into heat, is limited by the thermal design of the component.



6.4 Timing Diagrams

The power transistors are switched on and off with a dedicated slope via the INX bits of the serial peripheral interface (SPI). The switching times t_{ON} and t_{OFF} are designed equally.




Figure 6 Switching a Resistive Load

In input mode, a high signal at the input pin is equivalent to a SPI ON command and a low signal to SPI OFF command respectively. Please refer to **Section 9.3** for details on SPI protocol.



6.5 Electrical Characteristics

Unless otherwise specified: V_{DD} = 3.0 V to 5.5V, V_{BAT} = 9.0 V to 16V, T_{j} = -40 °C to +150 °C typical values: V_{DD} = 5.0 V, V_{BAT} = 13.5 V, T_{j} = 25 °C

Pos.	Parameter	Symbol	Li	mit Val	ues	Unit	Test Conditions
			min.	typ.	max.		
Outp	ut Characteristics						•
6.5.1	On-State resistance	$R_{\rm DS(ON)}$				Ω	
	channel 0, 1, 4, 5, 6, 7		-				<i>I</i> _L = 220 mA
				0.9	-	_	<i>T</i> _j = 25 °C
			-	1.4	1.9		<i>T</i> _j = 150 °C
	channel 2, 3		-				$I_{\rm L} = 110 {\rm mA}$
				1.6	-		$T_{\rm j}$ = 25 °C
			-	2.6	3.9		<i>T</i> _j = 150 °C
6.5.2	Nominal load current	I _{Out(nom)}				mA	all channels on $T = 100 \circ C$
							T _a = 100 °C T _{j,max} = 150 °C
							based on R_{thja}
	channel 0, 1, 4, 5, 6, 7		350	500	_		1)
	channel 2, 3		175	250	_	-	1)
6.5.3	Output leakage current in sleep mode	I _{Out(Sleep)}				μA	V _{DS} = 13.5 V
			-	-	1		$T_{\rm j} = 25 \ ^{\circ}{\rm C}^{1)}$
			-	-	2		$T_{\rm j}$ = 85 °C ¹⁾
			-	-	5		<i>T</i> _j = 150 °C
6.5.4	Output clamping voltage	$V_{\rm OUT_S(CL)}$	-	-	-16	V	-
		$V_{\text{OUT_DS(CL)}}$	41	-	-	V	-
Input	Characteristics						
6.5.5	L level of pin IN & LHI	$V_{\rm IN(L)}$	0	-	0.6	V	-
6.5.6	H level of pin IN & LHI	V _{IN(H)}	1.8	-	5.5	V	-
6.5.7	Input voltage hysteresis at pin IN	ΔV_{IN}	-	0.1	-	V	1)
6.5.8	L-input pull-down current through pin IN	$I_{\rm IN(L)}$	1.5	-	-	μA	$V_{\rm IN}$ = 0.6 V ¹⁾
6.5.9	H-input pull-down current through pin IN	I _{IN(H)}	10	40	80	μA	V _{IN} = 5 V
Timin	gs						
6.5.10	Turn-on time	t _{ON}				μs	$V_{\rm bb}$ = 13.5 V
	$V_{\rm DS}$ = 20% $V_{\rm bat}$						resistive load
	channel 0, 1,4,5		-	-	100	_	I _{DS} = 250 mA
	channel 2, 3		-	-	100	_	I _{DS} = 120 mA
	channel 6,7		-	-	100		I _{DS} = 250 mA
6.5.11		t _{OFF}				μs	$V_{\rm bb}$ = 13.5 V
	$V_{\rm DS} = 80\% V_{\rm bb}$				400		resistive load
	channel 0, 1, 4, 5		-	-	100	-	$I_{\rm DS} = 250 {\rm mA}$
	channel 2, 3 (HS)		-	-	100	-	$I_{\rm DS} = 120 {\rm mA}$
	channel 6, 7 (LS) t subject to production test, specified by design		-	-	100		I _{DS} = 250 mA

1) Not subject to production test, specified by design.



6.6 Command Description

Input Configuration Registers

ICR01	000 _B				
3	2	1	0		
	INX1	INX0			
	rw	rv	V		
ICR23	001 _B				
3	2	1	0		
	INX3	IN	(2		
	rw	rv	V		
ICR45	010 _B				
3	2	1	0		
	INX5	INX4			
	rw	rv	V		
ICR67	011 _B				
3	2	1	0		
	INX7	IN	K 6		
	rw	rw			

Field	Bits	Туре	Description
INXn	[3:2], [1:0]	rw	Input Multiplexer Configuration Channel n
n = 7 to 0			00 Channel n is switched off
			01 Channel n is switched by input 1
			10 Channel n is switched by input 2
			11 Channel n is switched on



7 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

7.1 Over Load Protection

The TLE7235E is protected in case of over load or short circuit of the load. After time $t_{OFF(OVL)}$, the over loaded channel n switches off and the according diagnosis flag Dn is set. The channel can be switched on after clearing the protection latch by command CMD.CPL = 1. The CPL command clears itself with the next valid SPI communication frame. Please refer to Figure 7 for details.




Figure 7 Shut Down at Over Load

7.2 Over Temperature Protection

A temperature sensor for each channel causes an overheated channel to switch off to prevent destruction. The according diagnosis flag is set. This flag is also set in OFF state, if the regarding channel temperature is too high. The channel can be only switched on after clearing the protection latch by SPI command CMD. CPL = 1. The CPL command clears itself with the next valid SPI communication frame. Please refer to "Diagnostic Features" on Page 23 for information on diagnosis features.

7.3 ESD protection

There is a designed in protection against ESD disturbances up to the specified limit by using the defined model. Please see electrical characteristics **"ESD susceptibility on all pins" on Page 11**

7.4 Reverse Polarity Protection

There is a reverse polarity protection implemented in the TLE7235E. This protection has to be divided into two parts. First the protection of the control circuits and second in the protection of the power transistors.

The control circuits are reverse polarity protected by protective measures in the ground connection. In case of reverse polarity, there is no current flow through the control circuits. The digital pins need serial resistors if the connected input stages are not floating to ground.

The power transistors contain intrinsic body diodes that cause power dissipation. The reverse current through these intrinsic body diodes has to be limited by the connected loads. The over temperature and over load protection are not active during reverse polarity.

7.5 Loss of $V_{\rm bb}$

In case of loss of V_{bb} connection in on-state, all inductances of the loads have to be demagnetized through the ground connection or through an additional path from V_{bb} to ground. Then for example, a diode (see D2 in **Figure 14 "Application Diagram" on Page 35**) can be placed.



Protection Functions

7.6 Electrical Characteristics

Unless otherwise specified:

 $V_{\rm DD}$ = 3.0 V to 5.5V, $V_{\rm BAT}$ = 9.0 V to 16V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm DD}$ = 5.0 V, $V_{\rm BAT}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Over	Load Protection	1		4	1	L.	1
7.6.1	Over load detection current at channel 0,1,4,5,6,7	I _{Out(OVL)}	0.5		1.0	A	
7.6.2	Over load detection current at channel 2,3	I _{Out(OVL)}	0.22		0.5	А	
7.6.3	Over load shut-down delay time	t _{OFF(OVL)}			60	μs	
Over	Temperature Protection						
7.6.4	Thermal shut down temperature	$T_{j(SC)}$	150	170 ¹⁾		°C	
1) No	t subject to production test, specified by design	,	1		-1		



8 Diagnostic Features

The SPI of TLE7235E provides diagnosis information about the device and about the load. The diagnosis information of the protective functions of channel n is latched in the diagnosis flags Dn. It is cleared by the SPI command CMD.CPL = 1. The CPL command clears itself with the next valid SPI communication frame. The open load diagnosis of channel n is latched in the diagnosis flag OLn. This flag is cleared by reading the according diagnosis register.

Following table shows possible failure modes and the according protective and diagnostic action.

Failure Mode	Comment Diagnosis, when channel n is switched on: none Diagnosis, when channel n is switched off: according to voltage level at the output pin, flag OLn is set after time $t_{d(OL)}$. A diagnosis current can be enabled by SPI command DCCR.DCENn = 1.				
Open Load					
Over Temperature	When over temperature occurs, the according diagnosis flag Dn is set. If the affected channel n was active it is switched off. The diagnosis flags are latched until they have been cleared by SPI command CMD.CPL = 1.				
Over Load (Short Circuit)	When over load is detected at channel n, the affected channel is switched off after time $t_{OFF(OVL)}$ and the dedicated diagnosis flag Dn is set.The diagnosis flags are latched until they have been cleared by SPI command CMD.CPL = 1.				



Diagnostic Features

8.1 Electrical Characteristics

Unless otherwise specified:

 $V_{\rm DD}$ = 3.0 V to 5.5V, $V_{\rm BAT}$ = 9.0 V to 16V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm BAT}$ = 13.5 V, $V_{\rm DD}$ = 5.0 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Uni	Test Conditions	
			min.	typ. max.		t		
OFF S	tate Diagnosis							
8.1.1	Open load diagnosis delay time	t _{d(OL)}	100	-	250	μs	-	
High S	Side Channels 0,1,2,3							
8.1.2	Open load detection threshold voltage for Channel 0,1,2,3	V _{D(OL03)}	2.3	-	3.9	V	1)	
8.1.3	Output diagnosis current channel 0,1,2,3	I _{L(DC03)}	50	-	300	μA	measured at $V_{\rm D(OL)}$ threshold	
Config	gurable Channels 4,5			-				
8.1.4	4 Open load detection threshold voltage for Channel 4,5 in all configurations		1	-	2.2	V	1)	
8.1.5	Output diagnosis current channel 4,5 in high side configuration	I _{L(DCHS)}	80	-	300	μA	measured at $V_{\rm D(OL)}$ threshold	
8.1.6	Output diagnosis current channel 4,5 in low side configuration	I _{L(DCLS)}	20	-	100	μA	measured at $V_{\rm D(OL)}$ threshold	
Low s	ide Channels 6,7							
8.1.7 Open load detection threshold voltage for Channel 6,7		V _{D(OL6,7)}		-	2.2	V	1)	
8.1.8	Output diagnosis current channel 6,7	$I_{L(DC6,7)}$	50	-	100	μA	measured at VOL threshold	
ON Sta	ate Diagnosis (see also Protection in Ch	apter 7)	1		1	1	1	
8.1.9	Over load detection current at channel 0,1,4,5,6,7	$I_{\rm L(OVL)}$	0.5	-	1.0	A	-	
8.1.10	Over load detection current at channel 2,3	$I_{\rm L(OVL)}$	0.22	-	0.5	A	-	
8.1.11	Over load detection delay time at channel 0,1,4,5,6,7	t _{OFF(OVL)}	-	-	60	μs	-	

1) Open load detection voltages are referenced to ground



Diagnostic Features

8.2 Command Description

Diagnosis Registers (read only, register bank RB = 1)

DR01			0			
	3		2	1	0	
OL1			D1	OL0	D0	
	r		r	r	r	
DR23			0	1 _B		
	3		2	1	0	
o	L3		D3	OL2	D2	
	r		r	r	r	
DR45			1	0 _B		
3			2	1	0	
OL5			D5	OL4	D4	
r			r	r	r	
DR67			1	1 _B		
	3		2	1	0	
o	L7		D7	OL6	D6	
	r		r	r	r	
Field	Bits	Туре	Description			
Dn n = 7 to 0	2, 0	r	 Diagnostic Feedback of Channel n normal operation over load or over temperature switch off occurred 			
OLn n = 7 to 0	3, 1	r	Open Load Detection of Channel n0normal operation1Open load at OFF-state occurred			
CMD Command R	egister		1 Open loa			

3	2	1	0
Wake	STB	RST	CPL
r/w	r/w	r/w	r/w

Field	Bits	Туре	Description
CPL	0	r/w	please refer to Section 7 for description
RST	1	r/w	please refer to Section 5.3 for description
STB	2	r/w	please refer to Section 5 for description
Wake	3	r/w	please refer to Section 5 for description