

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










5-V Low Drop Voltage Regulator

TLE 7270


Features

- Output voltage 5 V ±2%
- Ultra low current consumption: typ. 20μA
- 300 mA current capability
- Reset Feature
- Very low-drop voltage
- Short-circuit-proof
- Suitable for use in automotive electronics



Functional Description

The TLE 7270 is a monolithic integrated low-drop voltage regulator which can supply loads up to 300 mA. An input voltage up to 42 V is regulated to $V_{\rm Q,nom}$ = 5.0 V with a precision of $\pm 2\%$. Due to its integrated reset circuitry featuring a 2-step adjustable power on timing and output voltage monitoring the IC is well suited as μ -controller suppliy. The sophisticated design allows to achieve stable operation even with ceramic output capacitors down to 470 nF. The device is designed for



the harsh environment of automotive applications. Therefore it is protected against overload, short circuit and overtemperature conditions. Of course the TLE 7270 can be used also in all other applications, where a stabilized 5 V voltage is required. Due to its ultra low current consumption the TLE 7270 is dedicated for use in applications permanently connected to $V_{\rm BAT}$. An integrated output sink current circuitry keeps the voltage at the Output pin Q below 5.5 V even when reverse currents are applied. Thus connected devices are protected from overvoltage damage. For applications requiring extremely low noise levels the Infineon voltage regulator family TLE 42XY and TLE 44XY is more suited than the TLE 7270. A mV-range output noise on the TLE 7270 caused by the charge pump operation is unavoidable due to the ultra low quiescent current concept.

Туре	Ordering Code	Package
TLE 7270 D	Q67006-A9670	P-TO252-5-1
TLE 7270 G	Q67006-A9726	P-TO263-5-1

Data Sheet 1 Rev. 1.2, 2005-07-30



Reset

The Reset pin informs e.g. the microcontroller in case the output voltage has fallen below the lower threshold $V_{\rm RT}$ of typ. 4.65 V. The hysteresis is typically 100mV. Connecting the regulator to a battery voltage at first the reset signal remains LOW. When the output voltage has reached the reset threshold $V_{\rm RT}$ the reset output RO remains still LOW for the reset delay time $t_{\rm rd}$ adjustable in 2 steps via the DT Pin. Afterwards the reset output turns HIGH.




Figure 1 Block Diagram






Figure 2 Pin Configuration P-TO252-5-1 (D-PAK), P-TO263-5-1 (D²-PAK) (top view)

Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1	1	Input; block to ground directly at the IC with a ceramic capacitor.
2	RO	Reset Output . Open Collector Output with integrated pull-up resistor of typically $30k\Omega$. Optional external pull-up resistor of $\geq 10 \ k\Omega$ to pin Q.
3	GND	Ground; Pin 3 internally connected to heatsink.
4	DT	Delay Time; connect to Q or GND to choose reset delay time.
5	Q	Output ; block to ground with a ceramic capacitor, $C \ge 470$ nF.

Data Sheet 3 Rev. 1.2, 2005-07-30



Table 2 Absolute Maximum Ratings

Parameter	Symbol	Lim	it Values	Unit	Test Condition
		Min.	Max.		
Input I			·		
Voltage	V_{l}	-0.3	45	V	_
Current	I_{I}	-1	_	mA	_
Output Q			·	·	
Voltage	V_{Q}	-0.3	5.5	V	_
Voltage	V_{Q}	-0.3	6.2	V	$t < 10 \text{ s}^{1)}$
Current	I_{Q}	-1	_	mA	_
Reset Output RO				•	
Voltage	V_{RO}	-0.3	5.5	V	_
Voltage	V_{RO}	-0.3	6.2	V	$t < 10 \text{ s}^{1)}$
Current	I_{RO}	-1	1	mA	_
Delay Time DT					
Voltage	V_{DT}	-0.3	5.5	V	_
Voltage	V_{DT}	-0.3	6.2	V	$t < 10 \text{ s}^{1)}$
Current	I_{DT}	-1	1	mA	_
Temperature				•	
Junction temperature	T_{j}	-40	150	°C	_
Storage temperature	T_{stg}	-50	150	°C	_

¹⁾ Exposure to these absolute maximum ratings for extended periods (t > 10 s) may affect device reliability.

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3 Operating Range

Parameter	Symbol	Limit \	Values	Unit	Remarks
		Min.	Max.		
Input voltage	V_{l}	5.5	42	V	_
Junction temperature	$T_{\rm j}$	-40	150	°C	_

Note: In the operating range, the functions given in the circuit description are fulfilled.



Table 4 Thermal Resistance

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Junction case	R_{thj-c}	_	8	K/W	_
Junction ambient	$R_{\rm thj-a}$	_	80	K/W	TO252 ¹⁾
Junction ambient	$R_{\rm thj-a}$	_	55	K/W	TO263 ²⁾

¹⁾ Worst case, regarding peak temperature; zero airflow; mounted on a PCB FR4, $80 \times 80 \times 1.5$ mm³, heat sink area 300 mm²

Data Sheet 5 Rev. 1.2, 2005-07-30

²⁾ Worst case, regarding peak temperature; zero airflow; mounted on a PCB FR4, $80 \times 80 \times 1.5$ mm³, heat sink area 300 mm²



 Table 5
 Electrical Characteristics

 $V_{\rm I}$ = 13.5 V; - 40 °C < $T_{\rm j}$ < 150 °C (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Measuring Condition
		Min.	Тур.	Max.		
Output Q		1	1	1	•	
Output voltage	V_{Q}	4.9	5.0	5.1	V	0.1 mA< $I_{\rm Q}$ <300 mA; 6 V < $V_{\rm I}$ < 16 V
Output voltage	V_{Q}	4.9	5.0	5.1	V	0.1 mA< $I_{\rm Q}$ <100 mA; 6 V < $V_{\rm I}$ < 40 V
Output current limitation	I_{Q}	320	_	_	mA	1)
Output current limitation	I_{Q}			800	mA	$V_{\rm Q}$ =0V
Current consumption; $I_{q} = I_{l} - I_{Q}$	I_{q}	_	20	30	μΑ	$I_{\rm Q}$ = 0.1 mA; $T_{\rm j}$ = 25 °C
Current consumption; $I_{q} = I_{l} - I_{Q}$	I_{q}	_	_	40	μΑ	$I_{\rm Q}$ = 0.1 mA; $T_{\rm j}$ ≤ 80 °C
Drop voltage	V_{dr}	_	200	500	mV	$I_{\rm Q}$ = 200 mA $V_{\rm dr}$ = $V_{\rm I} - V_{\rm Q}^{-1}$
Load regulation	$\Delta V_{Q, lo}$	- 40	15	40	mV	$I_{\rm Q}$ = 5 mA to 250 mA
Line regulation	$\Delta V_{Q,\ li}$	- 20	5	20	mV	$V_{\rm I}$ = 10 V to 32 V; $I_{\rm Q}$ = 5 mA
Power supply ripple rejection	PSRR	_	60	_	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 Vpp
Temperature output voltage drift	$\frac{dV_{Q}}{dT}$	_	0.5	_	mV/K	_
Output Capacitor	C_{Q}	470	_	_	nF	ESR < 3Ω
Reset Output RO						
Reset switching threshold	V_{RT}	4.50	4.65	4.80	V	$V_{\rm Q}$ decreasing $V_{\rm i}$ = 6V
Reset Head Room	V_{RH}	_	350	_	mV	
Reset output low voltage	V_{ROL}	_	0.2	0.4	V	R_{RO} = 10 k Ω ; V_{Q} > 1 V
Internal reset pull up resistor	$R_{R,int}$	15	30	45	kΩ	
External reset pull up resistor	$R_{R,ext}$	10		$\infty^{2)}$	kΩ	see Fig. 3

Data Sheet 6 Rev. 1.2, 2005-07-30



Parameter	Symbol	Limit Values			Unit	Measuring Condition
		Min.	Тур.	Max.		
Reset delay time	$t_{\sf rd}$	10	16	22	ms	DT connected to GND
Reset delay time	$t_{\sf rd}$	80	128	176	ms	DT connected to Q
Reset reaction time	$t_{\rm rr}$	_	_	12	μS	_

¹⁾ Measured when the output voltage $V_{\rm Q}$ has dropped 100 mV from the nominal value obtained at $V_{\rm I}$ = 13.5 V.

²⁾ An external reset pull up resistor is not required.



Application Information




Figure 3 Application Diagram

Input, Output

An input capacitor is necessary for damping line influences. A resistor of approx. 1 Ω in series with C_1 , can damp the LC of the input inductivity and the input capacitor.

The TLE 7270 requires a ceramic output capacitor of at least 470 nF to assure stability of the regulation loop. In order to damp influences resulting from load current surges it is recommended to add an additional electrolytic capacitor of 4.7 μ F to 47 μ F at the output as shown in **Figure 3**.



Additionally a buffer capacitor C_B of > $10\mu F$ should be used for the output to suppress influences from load surges to the voltage levels. This one can either be an aluminum electrolytic capacitor or a tantalum capacitor following the application requirements.

A general recommendation is to keep the drop over the equivalent serial resistor (ESR) together with the discharge of the blocking capacitor below the Reset Headroom (e.g. typ. $V_{BH} = 350 \text{mV}$).

Since the regulator output current roughly rises linearly with time the discharge of the capacitor can be calculated as follows:

$$dVC_B = dI_Q*dt/C_B$$

The drop across the ESR calculates as:

$$dV_{ESR} = dI*ESR$$

To prevent a reset the following relationship must be fullfilled:

$$dV_C + dV_{ESR} < V_{RH} = 350 \text{mV}$$

Example: Assuming a load current change of $dI_Q = 100$ mA, a blocking capacitor of $C_Q = 22\mu$ F and a typical regulator reaction time under normal operating conditions of dt ~ 25 μ s and for special dynamic load conditions, such as load step from very low base load, a reaction time of dt ~ 75 μ s.

$$dV_C = dI_Q^* dt/C_B = 100 mA * 25 \mu s/22 \mu F = 113 mV$$

So for the ESR we can allow

$$dV_{ESR} = V_{BH2} - dV_C = 350 \text{mV} - 113 \text{mV} = 236 \text{mV}$$

The permissible ESR becomes:

$$ESR = dV_{ESR} / dI_{Q} = 236mV/100mA = 2.36Ohm$$


During design-in of the TLE7469 product family, special care needs to be taken with regards to the regulators reaction time to sudden load current changes starting from very low pre-load as well as cyclic load changes. The application note "TLE7x Voltage Regulators - Application Note about Transient Response at ultra low quiescent current Voltage Regulators" (see 3_cip05405.pdf) gives important hints for successful design-in of the Voltage Regulators of the TLE7x family.

Data Sheet 9 Rev. 1.2, 2005-07-30




Typical Performance Characteristics


Current Consumption I_q versus Junction Temperature T_i




Current Consumption I_q versus Input Voltage V_I



Current Consumption I_q versus Output Current I_Q





Output Voltage V_Q versus Junction Temperature T_i






Dropout Voltage V_{dr} versus Output Current I_Q






Dropout Voltage V_{dr} versus Junction Temperature T_i




Maximum Output Current I_Q versus Input Voltage V_I







Region of Stability




Output Voltage V_Q Start-up behaviour



Power Supply Ripple Rejection PSRR versus Frequency f




Load Regulation dV_Q versus Output Current Change dI_Q







Load Regulation dV_Q versus Output Current Change dI_Q




Line Regulation dV_Q versus Input Voltage ChangedV_I



Load Regulation dV_Q versus Output Current Change dI_Q




Line Regulation dV_Q versus Input Voltage ChangedV_I







Line Regulation dV_Q versus Input Voltage ChangedV_I




Load Transient Response Peak Voltage dV_Q



Load Transient Response Peak Voltage $dV_{\rm O}$




Line Transient Response Peak Voltage $dV_{\rm O}$







Line Transient Response Peak Voltage dV_Q




Reset Delay T_{RD} Time versus Junction Temperature T_{II}



Reset Threshold V_{RT} versus Junction Temperature T_J




Reset Headroom versus Junction Temperature T_{.1}





Thermal Resistance Junction-Ambient R_{THJA} versus Power Dissipation P_{V}





Package Outlines




Figure 4 P-TO252-5-11 (Plastic Transistor Single Outline)

Data Sheet 17 Rev. 1.2, 2005-07-30






Figure 5 P-TO252-5-1 (Plastic Transistor Single Outline)




Figure 6 Foot Print for P-TO-252-5-1 and P-TO-252-5-11 (Plastic Transistor Single Outline)

Data Sheet 18 Rev. 1.2, 2005-07-30






Figure 7 P-TO263-5-1 (Plastic Transistor Single Outline)




Figure 8 Foot Print for P-TO263-5-1(Plastic Transistor Single Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm



Remarks

Edition 2005-07-30

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany
© Infineon Technologies AG 2004.

All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.