



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# TLE8080EM

Engine Management IC for Small Engines

TLE8080EM  
TLE8080-2EM

## Data Sheet

Rev. 1.1, 2012-10-19

## Table of Contents


<b>1</b>	<b>Overview</b> .....	<b>3</b>
<b>2</b>	<b>Block Diagram</b> .....	<b>4</b>
<b>3</b>	<b>Pin Configuration</b> .....	<b>5</b>
3.1	Pin Assignment .....	5
3.2	Pin Definitions and Functions .....	5
<b>4</b>	<b>General Product Characteristics</b> .....	<b>7</b>
<b>5</b>	<b>5V Supply, Reset and Supervision</b> .....	<b>9</b>
5.1	5V Supply .....	9
5.2	Power On Reset and Reset Output .....	9
5.3	Watchdog Operation .....	10
5.4	Electrical Characteristics 5V Supply, Reset and Supervision .....	12
<b>6</b>	<b>Power Stages</b> .....	<b>14</b>
6.1	Low Side Switches .....	14
6.2	Electrical Characteristics Low Side Switches .....	16
<b>7</b>	<b>Variable Reluctance Sensor (VRS) Interface</b> .....	<b>21</b>
7.1	Electrical Characteristics VR Sensor Interface .....	22
<b>8</b>	<b>Serial Peripheral Interface (SPI)</b> .....	<b>24</b>
8.1	SPI Signal Description .....	24
8.2	SPI Protocol .....	24
8.2.1	SPI Register .....	26
8.2.2	Set and Reset of Diagnosis Register Bits .....	28
8.3	Electrical Characteristics SPI .....	31
<b>9</b>	<b>K-Line</b> .....	<b>33</b>
9.1	K-Line .....	33
9.2	Electrical Characteristics K-Line .....	34
<b>10</b>	<b>Package Outlines</b> .....	<b>36</b>
<b>11</b>	<b>Revision History</b> .....	<b>37</b>



## 1 Overview

### Features

- Supply 5V (+/-2%), 250mA
- K-line transceiver (ISO 9141)
- Serial Peripheral Interface (SPI)
- 4 low side driver for inductive loads with overtemperature and overcurrent protection and open load/short to GND in off diagnosis:
  - 2 low side switches with maximum operation of 2.6A
  - 2 low side switches with maximum operation of 350mA
- 1 low side driver for resistive loads with maximum operation current of 3A including overtemperature and overcurrent protection
- Configurable variable reluctance sensor interface
- Reset output and 5V undervoltage detection
- Watchdog
- Green product (RoHS compliant)
- AEC qualified



PG-SSOP24

### Description

The TLE8080EM is an engine management IC based on Infineon Smart Power Technology (SPT). It is protected by embedded protection functions and integrates a power supply, K-line, SPI, variable reluctance sensor interface and power stages to drive different loads in an engine management system. It provides a compact and cost optimized solution for engine management systems. It is very suitable for one cylinder motorcycle engine management systems.

### TLE8080-2EM

This version differs from the main version in the parameters “[V5DD Reset Threshold for TLE8080-2EM](#)” and “[Power On Reset Delay Time](#)” in [Chapter 5.4](#).

For ordering conditions please contact the nearest Infineon Technologies office.

Type	Package	Marking
TLE8080EM	PG-SSOP24	TLE8080EM
TLE8080-2EM	PG-SSOP24	TLE8080-2EM

## 2 Block Diagram




Figure 1 Block Diagram

### 3 Pin Configuration

#### 3.1 Pin Assignment




Figure 2 Pin Configuration

#### 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	KIO	<b>K-Line Bus Connection</b>
2	VS	<b>Battery Voltage:</b> Block to AGND directly at the IC with min. 100nF ceramic capacitor
3	OUT5	<b>Output Channel 5</b>
4	OUT4	<b>Output Channel 4</b>
5	OUT3	<b>Output Channel 3</b>
6	PGND	<b>Power Ground:</b> internally connected to pin 9, connect externally to pin 9
7	OUT2	<b>Output Channel 2</b>
8	OUT1	<b>Output Channel 1</b>
9	PGND	<b>Power Ground:</b> internally connected to pin 6, connect externally to pin 6
10	VR_IN1	<b>VR Sensor Interface Input 1</b>
11	VR_IN2	<b>VR Sensor Interface Input 2</b>
12	WD_DIS	<b>Watchdog Disable:</b> high active; internal pull down
13	VR_OUT	<b>VR Sensor Output</b>
14	SO	<b>SPI Slave Output:</b> high impedance
15	SI	<b>SPI Slave Input:</b> internal pull down
16	SCLK	<b>SPI Clock Input:</b> internal pull down
17	CSN	<b>SPI Chip Select Input:</b> low active; internal pull up

Pin Configuration

Pin	Symbol	Function
18	IN1	<b>Control Input Channel 1:</b> internal pull down
19	IN3	<b>Control Input Channel 3:</b> internal pull down
20	NRO	<b>Reset Output:</b> low active, open drain
21	V5DD	<b>5V Supply Output:</b> connected to external blocking capacitor
22	AGND	<b>Analog Ground:</b> connected to system logic ground
23	RX	<b>K-Line Receive Output:</b> logic output of data received from the K-Line bus KIO
24	TX	<b>K-Line Transmit Input:</b> logic level input for data to be transmitted on the K-Line bus KIO; internal pull up
25	Exposed Pad	<b>Substrate Connection:</b> must be connected to PGND externally on PCB

## 4 General Product Characteristics

**Table 1 Absolute Maximum Ratings** <sup>1)</sup>

$T_j = -40^\circ\text{C}$  to  $+150^\circ\text{C}$ : All voltages with respect to ground unless otherwise specified.  
Positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>Voltages</b>							
Supply Voltage VS	$V_{VS}$	-0.3	–	40	V	–	4.1.1
Supply Voltage V5DD	$V_{V5DD}$	-0.3	–	5.5	V	–	4.1.2
Input Voltage on Pins IN1, IN3, SCLK, SI, WD_DIS	$V_x$	-0.3	–	5.5	V	–	4.1.3
Input Voltage on Pins CSN, TX	$V_x$	-0.3	–	V5DD +0.3V	V	–	4.1.3
Input Voltage VR_IN1, VR_IN2	$V_{VR\_IN1/2}$	-0.3	–	5.5	V	see also 4.2.1 and 4.2.2	4.1.4
DC Voltage on Pins OUT1-5, KIO	$V_x$	-0.3	–	30	V	respect to PGND all channels and KIO are switched off	4.1.5
DC Voltage on Pins VR_OUT, SO, RX, NRO	$V_x$	-0.3	–	5.5	V	$I_x < 1\text{mA}$	4.1.6
DC Voltage AGND to PGND	$V_x$	-0.3	–	0.3	V		4.1.7
DC Voltage on Pin KIO	$V_{KIO}$	-0.3	–	35	V	respect to PGND KIO is switched off	4.1.8
<b>Currents</b>							
Input Current between VR_IN1 and VR_IN2	$I_{VR\_IN1,VR\_IN2}$	–	–	50	mA	–	4.2.1
Input Current VR_IN1, VR_IN2 to GND	$I_{VR\_IN1/2,GND}$	–	–	10	mA	–	4.2.2
<b>Temperatures</b>							
Junction Temperature	$T_j$	-40	–	150	$^\circ\text{C}$	–	4.3.1
Storage Temperature	$T_{stg}$	-55	–	150	$^\circ\text{C}$	–	4.3.2
<b>ESD Susceptibility</b>							
ESD Resistivity all Pins to GND	$V_{ESD}$	-2	–	2	kV	HBM <sup>2)</sup>	4.4.1
ESD Resistivity all Pins to GND	$V_{ESD}$	-500	–	500	V	CDM <sup>3)</sup>	4.4.2
ESD Resistivity Pin 1, 12, 13, 24 (corner pins) to GND	$V_{ESD1,19,20,36}$	-750	–	750	V	CDM <sup>3)</sup>	4.4.3

1) Not subject to production test, specified by design.

2) ESD susceptibility, HBM according to EIA/JESD 22-A114B

3) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1



**Notes**

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

**Table 2 Functional Range**

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Supply Voltage	$V_S$	6	–	18	V	–	4.5.1
Junction Temperature	$T_j$	-40	–	150	°C	–	4.5.2

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

**Table 3 Thermal Resistance**

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Junction to Case	$R_{thJC}$	–	7	–	K/W	1)	4.6.1
Junction to Ambient	$R_{thJA}$	–	29	–	K/W	1) 2)	4.6.2

- 1) Not subject to production test, specified by design
- 2) Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

## 5 5V Supply, Reset and Supervision

### 5.1 5V Supply

The TLE8080EM integrates a voltage regulator for load currents up to 250mA. The input voltage at VS is regulated to 5V on V5DD with a precision of  $\pm 2\%$ . The design allows to achieve stable operation even with ceramic output capacitors down to 470 nF. It is protected against overload, short circuit, and over temperature conditions. For low drop operation, a charge pump is implemented.




Figure 3 5V Supply

### 5.2 Power On Reset and Reset Output

The reset output NRO is an open drain output. When the level of  $V_{V5DD}$  reaches the reset threshold ( $V_{RT}$ ) (increasing voltage  $V_{V5DD}$ ) the signal at NRO remains low for the power-up reset delay time ( $t_{RD}$ ). The reset function and timing is illustrated in Figure 4. The reset reaction time ( $t_{RR}$ ) avoids wrong triggering caused by short “glitches” on the V5DD-line. In case of V5DD power down (decreasing voltage;  $V_{V5DD} < V_{RT}$  for  $t > t_{RR}$ ) a logic low signal is generated at the pin NRO to reset an external micro controller. The level of the reset threshold for increasing  $V_{V5DD}$  is for the hysteresis ( $V_{RH}$ ) higher than the level for decreasing  $V_{V5DD}$ .

With an active reset all power stages and the K-Line output are disabled and SPI commands are ignored.




Figure 4 Reset Timing Diagram

### 5.3 Watchdog Operation

The TLE8088EE integrates a watchdog function which monitors the correct SPI communication with the micro controller. A watchdog disable pin (WD\_DIS) with an internal pull down current source is implemented. With a high level the watchdog function is disabled.

For enabled watchdog function after power-up reset delay time ( $t_{RD}$ ), valid SPI communication from the micro controller must occur within the watchdog period ( $t_{WP}$ ) specified in the electrical characteristics. A restart of the watchdog period is done with a low to high transition of the CSN pin of a valid transmission of a 16 bit message.

A reset is generated (NRO goes LOW) for the time ( $t_{WR}$ ) if there is no restart during the watchdog period as shown in [Figure 5](#).

#### Status after watchdog overflow:

- all outputs are switched off
- SPI registers are not influenced
- Watchdog Time Out bit in SPI status register is set
- first answer to SPI communication is the content of the status register

#### Switching of Outputs and reset of Watchdog Time Out Bit after watchdog overflow:

- Outputs 1 and 3 will be switched on with a positive edge at IN1 respectively IN3
- Outputs 2, 4 and 5 will be switched on with a write command to CMD register
- the watchdog time out bit will be reset with the rising edge of CSN of the first read command of the status register




Figure 5 Watchdog Timing Diagram

**5.4 Electrical Characteristics 5V Supply, Reset and Supervision**
**Table 4 Electrical Characteristics: 5V Supply, Reset and Supervision**
 $V_S=13.5V$ ,  $T_j=-40^{\circ}C$  to  $+150^{\circ}C$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>5V Supply</b>							
Output Voltage	$V_{V5DD}$	4.9	5	5.1	V	$0\text{ mA} < I_{V5DD} < 250\text{mA}$ $6V < V_S < 18V$	5.1.1
Output Current Limitation	$I_{V5DD}$	250	–	650	mA	$V_{V5DD} = 0V$	5.1.2
Load Regulation	$\Delta V_{V5DD, Lo}$	–	–	50	mV	$1\text{ mA} < I_{V5DD} < 250\text{mA}$	5.1.3
Line Regulation	$\Delta V_{V5DD, Li}$	–	–	10	mV	$I_{V5DD} = 1\text{mA}$ $10V < V_S < 18V$	5.1.4
Power Supply Rejection	$PSRR$	–	60	–	dB	$f = 100\text{Hz}$ $V_{S, ripple} = 0.5\text{Vpp}^{1)}$	5.1.5
Output Capacitor	$C_{V5DD}$	470	–	–	nF	<sup>1)</sup>	5.1.6
Output Capacitor ESR	$ESR(C_{V5DD})$	–	–	10	$\Omega$	<sup>1)</sup>	5.1.7
Current Consumption	$I_{VS}$	–	5.5	8	mA	$I_{V5DD}=0\text{mA}$ , all channels and K-Line off	5.1.8
Low Drop Voltage	$V_{V5DD}$	4.8	–	5	V	$I_{V5DD} = 1\text{mA}$ $V_S = 5V$	5.1.9
		4.15	–	5	V	$I_{V5DD} = 250\text{mA}$ $V_S = 5V$ ; after device ramp-up ( $V_S > 9V$ )	5.1.10
<b>Over Temperature Protection</b>							
Over Temperature Threshold	$T_{OT}$	150	–	200	$^{\circ}C$	<sup>1)</sup>	5.2.1
Over Temperature Hysteresis	$T_{OT,Hys}$	–	20	–	$^{\circ}C$	<sup>1)</sup>	5.2.2
<b>Under Voltage Detection</b>							
V5DD Reset Threshold	$V_{RT}$	4.00	4.25	4.50	V	$V_{V5DD}$ decreasing only at version TLE8080EM	5.3.1
Reset Hysteresis	$V_{RH}$	10	–	150	mV		5.3.2
V5DD Reset Threshold for TLE8080-2EM	$V_{RT}$	3.4	3.65	3.9	V	$V_{V5DD}$ decreasing only at version TLE8080-2EM	5.3.3

**Table 4 Electrical Characteristics: 5V Supply, Reset and Supervision (cont'd)**

$V_S=13.5V$ ,  $T_J=-40^{\circ}C$  to  $+150^{\circ}C$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>Power On Reset</b>							
Power On Reset Delay Time	$t_{RD}$	10	15	20	ms	only at version TLE8080EM	5.4.1
		30	40	50	ms	only at version TLE8080-2EM	5.4.2
Reset Reaction Time	$t_{RR}$	10	15	20	$\mu s$		5.4.3
<b>Reset Output NRO</b>							
Low Level Output Voltage	$V_{NRO,L}$	–	–	1.1	V	$I_{NRO} = 1mA$	5.5.1
<b>Watchdog</b>							
Watchdog Period	$t_{WP}$	50	60	70	ms		5.6.1
Watchdog Reset Time	$t_{WR}$	120	240	360	$\mu s$		5.6.2
<b>Input Characteristics WD_DIS</b>							
Low Level Input Voltage	$V_{WD\_DIS,L}$	–	–	1	V		5.7.1
High Level Input Voltage	$V_{WD\_DIS,H}$	2	–	–	V		5.7.2
Pull Down Current	$I_{WD\_DIS,pd}$	20	50	100	$\mu A$	at $V_{IN} = 5V$	5.7.3
Pull Down Current	$I_{WD\_DIS,pd}$	2.4	–	–	$\mu A$	at $V_{IN} = 0.6V$	5.7.4
Hysteresis	$V_{WD\_DIS,Hys}$	30		250	mV		5.7.5

1) Not subject to production test, specified by design

## 6 Power Stages

### 6.1 Low Side Switches

The power stages are built by N-channel power MOSFET transistors. The channels are universal multi channel switches, but are mostly suitable to be used in engine management systems. Within an engine management system, the best fit of the channels to the typical loads is:

- Channel 1 and 3 for injector valves or similar sized solenoids with a maximum operation current requirement of 2.6A
- Channel 2 for malfunction indication lamps or other resistive loads with a maximum current requirement of 3A
- Channel 4 and 5 for relays or other inductive loads with a maximum current requirement of 350mA

The channels are switched off while reset is active (pin NRO is low). After an power on reset the channels will be switched on with a positive edge at IN1 respectively IN3 or with a switch on command over SPI.




Figure 6 Low Side Switches

In [Table 5](#) the control concept, typical loads, the implemented protection and monitor functions are illustrated.

Table 5 Overview Diagnosis Function

Channel	Control	Recommended Load	Over Temperature	Over Current	Open Load/Short to GND
1	Pin IN1	Injector Valve	x	Latch <sup>1)</sup>	x
2	SPI CMD Register Bit 0	MIL (max. 3W)	x	repetitive switching; off time $t_{oc,off}$ <sup>1)</sup>	–
3	Pin IN3	Valve	x	Latch <sup>1)</sup>	x
4	SPI CMD Register Bit 1	Relay	one temperature sensor for channel 4 and channel 5	Latch <sup>1)</sup>	x
5	SPI CMD Register Bit 2	Relay	one temperature sensor for channel 4 and channel 5	Latch <sup>1)</sup>	x

1)Reset behavior of the diagnosis bits see [Chapter 8.2](#)

In overcurrent condition the affected channel will be switched off. There are two different implementations for switching on again after an over current event.

For channels 1, 3, 4 and 5 the switch off state is latched. The input pins IN1, IN3 must be set to low to reset the latch before the channel can be switched on again.

For channels 4 and 5 the over current status is reset with a write command to the CMD register. The switching state is according to the status of bit 1 and 2.

Channel 2 will be switched off and after  $t_{oc\_off} = 5\text{ms}$  typically the channel will be switched on again automatically. The result is repetitive switching with a fixed off time of  $t_{oc\_off}$ . The overcurrent status of channel 2 is internally latched. For releasing the over current diagnosis bit after over current condition, channel 2 must stay switched on for at least  $t_{oc\_St}$ .

The bits 0 to 4 in the Stat register reflect the actual switching status of the channels.

For detailed description see [Chapter 8.2.2](#).

All the channels are protected from over temperature. In an overtemperature situation the affected channel will be switched off. The channel will restart operation if the junction temperature decreases by thermal shutdown hysteresis  $T_{OT,Hys}$ . Channels 4 and 5 are using a common temperature sensor. Therefore, the two channels are switched together during over temperature.

For channels 1, 3, 4 and 5 an open load/short to GND in off detection with a pull down current source (active in off) and a comparator is implemented. In case of switch off and the output voltage is below the open load detection threshold ( $V_{outx} < V_{ol,th}$ ), the open load in off timer is started. After the open load in off delay time  $t_{ol,d}$ , the open load is detected (timing see [Figure 9](#) and [Figure 10](#)).

The diagnosis status of the channels is monitored in the SPI Diagnosis Register DIAG (see [Chapter 8.2](#)).



## 6.2 Electrical Characteristics Low Side Switches

**Table 6 Electrical Characteristics: Power Stage**

$V_S=13.5V$ ,  $T_j=-40^{\circ}C$  to  $+150^{\circ}C$ : All voltages with respect to ground.  
Positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>Output Channel 1 and 3</b>							
On Resistance	$R_{OUTx\_on}$	–	0.6	0.7	$\Omega$	$I_{OUTx\_nom} = 1.3A$ ; $T_j = 150^{\circ}C$	6.1.1
Output Clamping Voltage	$V_{OUTx\_cl}$	30	35	40	V	$I_{OUTx} = 0.02A$	6.1.2
Over-current Switch Off Threshold	$I_{OUTx\_oc}$	2.6	–	5	A		6.1.3
Over-current Switch Off Filter Time	$t_{oc,f}$	0.5	–	3	$\mu s$		6.1.4
Over Temperature Switch Off	$T_{OT}$	150	–	200	$^{\circ}C$		6.1.5
Over Temperature Hysteresis	$T_{OT,Hys}$	–	20	–	$^{\circ}C$		6.1.6
Open Load in Off Detection Threshold	$V_{ol,th}$	2	2.8	3.2	V		6.1.7
Open Load in Off Pull Down Diagnosis Current	$I_{ol}$	50	100	150	$\mu A$	$V_{OUTx} = 13.5V$	6.1.8
Open Load in Off Diagnosis Delay Time	$t_{ol,d}$	100	–	200	$\mu s$		6.1.9
Turn On Delay Time	$t_{d,ON}$	–	0.25	1	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.1.10
Turn Off Delay Time	$t_{d,OFF}$	–	0.9	1.5	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.1.11
Turn On Time	$t_{s,ON}$	–	0.6	1.2	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.1.12
Turn Off Time	$t_{s,OFF}$	–	0.6	1.2	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.1.13
Output Leakage Current in Off Mode	$I_{OUTx\_off}$	–	–	3	$\mu A$	$V_{OUTx} = 13.5V$ $T_j = 150^{\circ}C$ <sup>2)</sup>	6.1.14
<b>Output Channel 2</b>							
On Resistance	$R_{OUTx\_on}$	–	1.1	1.2	$\Omega$	$I_{OUTx\_nom} = 0.3A$ ; $T_j = 150^{\circ}C$	6.2.1
Over-current Switch Off Threshold	$I_{OUTx\_oc}$	3	–	6.5	A		6.2.2
Over-current Switch Off Filter Time	$t_{oc,f}$	0.5	–	3	$\mu s$		6.2.3
Over-current Switch Off Time	$t_{oc,off}$	3	–	8	ms		6.2.4

**Table 6 Electrical Characteristics: Power Stage (cont'd)**

$V_S=13.5V$ ,  $T_j=-40^{\circ}C$  to  $+150^{\circ}C$ : All voltages with respect to ground.  
Positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Over-current Status Time	$t_{oc,St}$	1	–	12	ms		6.2.5
Over Temperature Switch Off	$T_{OT}$	150	–	200	$^{\circ}C$		6.2.6
Over Temperature Hysteresis	$T_{OT,Hys}$	–	20	–	$^{\circ}C$		6.2.7
Turn On Delay Time	$t_{d,ON}$	–	0.6	1.2	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.2.8
Turn Off Delay Time	$t_{d,OFF}$	–	0.7	1.5	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.2.9
Turn On Time	$t_{s,ON}$	–	0.4	1	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.2.10
Turn Off Time	$t_{s,OFF}$	–	0.4	1	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 1.3A$ , resistive load <sup>1)</sup>	6.2.11
Output Leakage Current in Off Mode	$I_{OUTx\_off}$	–	–	3	$\mu A$	$V_{OUTx} = 13.5V$ $T_j = 150^{\circ}C$	6.2.12
<b>Output Channel 4 and 5</b>							
On Resistance	$R_{OUTx\_on}$	–	3.3	3.6	$\Omega$	$I_{OUTx\_nom} = 0.3A$ ; $T_j = 150^{\circ}C$	6.3.1
Output Clamping Voltage	$V_{OUTx\_cl}$	30	35	40	V	$I_{OUTx} = 0.02A$	6.3.2
Over-current Switch Off Threshold	$I_{OUTx\_oc}$	350	–	600	mA		6.3.3
Over-current Switch Off Filter Time	$t_{oc,f}$	0.8	–	2.4	$\mu s$		6.3.4
Over Temperature Switch Off	$T_{OT}$	150	–	200	$^{\circ}C$		6.3.5
Over Temperature Hysteresis	$T_{OT,Hys}$	–	20	–	$^{\circ}C$		6.3.6
Open Load in Off Detection Threshold	$V_{ol,th}$	2	2.8	3.2	V		6.3.7
Open Load in Off Pull Down Diagnosis Current	$I_{ol}$	50	100	150	$\mu A$	$V_{OUTx} = 13.5V$	6.3.8
Open Load in Off Diagnosis Delay Time	$t_{ol,d}$	100	–	200	$\mu s$		6.3.9
Turn On Delay Time	$t_{d,ON}$	–	0.5	1.2	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 0.3A$ , resistive load <sup>1)</sup>	6.3.10
Turn Off Delay Time	$t_{d,OFF}$	–	0.7	1.5	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 0.3A$ , resistive load <sup>1)</sup>	6.3.11

**Table 6 Electrical Characteristics: Power Stage (cont'd)**

$V_S=13.5V$ ,  $T_j = -40^{\circ}C$  to  $+150^{\circ}C$ : All voltages with respect to ground.  
Positive current flowing into pin (unless otherwise specified).


Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Turn On Time	$t_{s,ON}$	–	0.1	0.8	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 0.3A$ , resistive load <sup>1)</sup>	6.3.12
Turn Off Time	$t_{s,OFF}$	–	0.1	0.8	$\mu s$	$V_{OUTx} = 13.5V$ $I_{OUTx} = 0.3A$ , resistive load <sup>1)</sup>	6.3.13
Output Leakage Current in Off Mode	$I_{OUTx\_off}$	–	–	2	$\mu A$	$V_{OUTx} = 13.5V$ $T_j = 150^{\circ}C$ <sup>2)</sup>	6.3.14

**Input Characteristic IN1 and IN3**

Low Level Input Voltage	$V_{IN,L}$	–	–	1	V		6.4.1
High Level Input Voltage	$V_{IN,H}$	2	–	–	V		6.4.2
Input Voltage Hysteresis	$V_{IN,Hys}$	50	110	250	mV		6.4.3
Pull Down Current	$I_{IN,PD}$	20	50	100	$\mu A$	$V_{IN} = 5V$	6.4.4
Pull Down Current	$I_{IN,PD}$	2.4	–	–	$\mu A$	$V_{IN} = 0.6V$	6.4.5

1) definition of timing see [Figure 7](#) or [Figure 8](#)

2) in OFF mode open load diagnosis pull down current active



**Figure 7 Timing Low Side Switches Channel 1 and 3**




Figure 8 Timing Low Side Switches Channel 2,4 and 5




Figure 9 Timing Open Load/Short to GND in Off Detection Channel 1 and 3




Figure 10 Timing Open Load/Short to GND in Off Detection Channel 2,4 and 5

## 7 Variable Reluctance Sensor ( VRS ) Interface

The variable reluctance (VR) sensor interface converts an output signal of a VR sensor into a logic level signal suited for  $\mu\text{C}$  5V input ports. The voltage difference between the two input pins, **VR\_IN1** and **VR\_IN2**, which are connected to the two output pins of the VR sensor, is detected and the output pin **VR\_OUT** is switched depending on the sign of the voltage difference ( see [Figure 12](#) )The amplitude of the VR sensor signal is limited by an internal clamping circuit to avoid damage of the device due to over voltage caused by the VR sensor signal.




Figure 11 VR Sensor Interface Block Diagram

## 7.1 Electrical Characteristics VR Sensor Interface

**Table 7 Electrical Characteristics: VR Sensor Interface**

$V_S=13.5V$ ,  $T_j=-40^{\circ}C$  to  $+150^{\circ}C$ : All voltages with respect to ground.  
Positive current flowing into pin (unless otherwise specified)


Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>Input Characteristics:</b>							
positive VR Sensor Interface Detection Threshold	$V_{VR,th\_pos}$	-30	0	30	mV		7.1.1
negative VR Sensor Interface Detection Threshold	$V_{VR,th\_neg}$	-80	-50	-20	mV	CMD Register: VR_T[1:0] = "00" Reset State	7.1.2
		-130	-100	-70	mV	CMD Register: VR_T[1:0] = "01"	7.1.3
		-550	-500	-450	mV	CMD Register: VR_T[1:0] = "10"	7.1.4
		-1.1	-1	-0.9	V	CMD Register: VR_T[1:0] = "11"	7.1.5
VR Sensor Interface Load Selection	$R_{VR,Load}$	30	75	120	k $\Omega$	$T_j = 25^{\circ}C$ ; CMD Register: VR_L[1:0] = "00" Reset State	7.1.6
			90		k $\Omega$	$T_j = -40^{\circ}C$ ; CMD Register: VR_L[1:0] = "00" Reset State	
			60		k $\Omega$	$T_j = 150^{\circ}C$ ; CMD Register: VR_L[1:0] = "00" Reset State	
		3	4.5	8	k $\Omega$	CMD Register: VR_L[1:0] = "01"	7.1.7
		1.5	2.2	3.3	k $\Omega$	CMD Register: VR_L[1:0] = "10"	7.1.8
		0.7	1.2	1.9	k $\Omega$	CMD Register: VR_L[1:0] = "11"	7.1.9
VR Sensor Interface Input Clamping Current	$I_{VR,clamp}$	–	–	$\pm 50$	mA		7.1.10
VR Sensor Interface Input Clamping Voltage	$V_{VR,clamp}$	$\pm 2.5$	$\pm 3$	$\pm 3.5$	V	$I_{VR,clamp} = \pm 50mA$	7.1.11
<b>Output Characteristics:</b>							
Low Level Output Voltage	$V_{VR\_OUT,L}$	–	–	0.3	V	$I_{VR\_OUT-} = 100\mu A$	7.2.1
High Level Output Voltage	$V_{VR\_OUT,H}$	V5DD-0.3	–	–	V	$I_{VR\_OUT-} = -100\mu A$	7.2.2

Variable Reluctance Sensor ( VRS ) Interface

**Table 7 Electrical Characteristics: VR Sensor Interface (cont'd)**

$V_S=13.5V$ ,  $T_j= -40^{\circ}C$  to  $+150^{\circ}C$ : All voltages with respect to ground.  
Positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>Transfer Characteristics:</b>							
Delay Time Input to VR_OUT falling edge	$t_{dr}$	1	1.5	2.5	$\mu s$		7.3.1
Delay Time Input to VR_OUT rising edge	$t_{df}$	1	1.5	2.5	$\mu s$		7.3.2



**Figure 12 Timing Characteristics of the VR Sensor Interface**



## 8 Serial Peripheral Interface (SPI)

The diagnosis and control interface is based on a serial peripheral interface (SPI).

The SPI is a 16 bit full duplex synchronous serial slave interface, which uses four lines: **SI**, **SO**, **SCLK** and **CSN**.

### 8.1 SPI Signal Description

#### CSN - Chip Select:

The system micro controller selects the IC by means of the **CSN** pin. Whenever the pin is in low state, data transfer can take place. As long as **CSN** is in high state, all signals at the **SCLK** and **SI** pins are ignored and **SO** is forced to high impedance.

#### CSN - High to Low Transition:

**SO** changes from high impedance to high or low state depending on the Status Flag (see [Chapter 8.2](#)).

#### CSN - Low to High Transition:

End of transmission, the validation check of the communication is done (number of bits and valid command) and valid commands are executed.

#### SCLK - Serial Clock:

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts information out on the rising edge of the serial clock. It is essential that the SCLK pin is in low state whenever chip select CSN makes any transition.

#### SI - Serial Input:

Serial input data bits are shifted in at this pin, the most significant bit (MSB) first. SI information is read on the falling edge of SCLK. Please refer to [Section 8.2](#) for further information.

#### SO - Serial Output:

Data is shifted out serially at this pin, the MSB first. SO is in high impedance until the CSN pin goes to low. The output level before the first rising edge of SCLK depends on the status flag. New data will appear at the SO pin following the rising edge of SCLK. Please refer to [Section 8.2](#) for further information.

### 8.2 SPI Protocol

The principle of the SPI communication is shown in [Figure 13](#). The message from the micro controller must be sent MSB first. The data from the **SO** pin is sent MSB first. The TLE8080EM samples data from the SI pin on the falling edge of SCLK and shifts data out of the SO pin on the rising edge of SCLK. Each access must be terminated by a rising edge of CSN.

All SPI messages must be exactly 16-bits long, otherwise the SPI message is discarded.

There is a one message delay in the response to each message (i.e. the response for message N will be returned during message N+1).

The SPI protocol of the TLE8080EM provides three registers. The control register, the diagnosis, and the status register. The control register contains the set up bits for the VR sensor interface and the control bits of channels 2, 4 and 5. The diagnosis register contains the diagnosis bits of the five low side switches. The status register contains the status bits of the five low side switches, the watchdog status bit, and the watchdog time out bit. After power-on reset, all register bits are set to reset state (see [Chapter 8.2.1](#)).

Serial Peripheral Interface (SPI)

There are four ways of valid access:

- Write access to the command register: the answer is 1 for the R/W bit, 00 for the address and the content of the register
- Read access to the command register: the answer is 0 for the R/W bit, 00 for the address and the content of the register
- Read access to the diagnosis register: the answer is 0 for the R/W bit, 01 for the address and the content of the register
- Read access to the status register: the answer is 0 for the R/W bit, 10 for the address and the content of the register

Any other access is recognized as an invalid message.

Status Flag Indication: after the falling edge of **CSN** and before the first rising edge of **SCLK**, the level of the **SO** indicates the status of the diagnosis register:

- **SO** = "0": no error condition detected; all diagnosis register bits are "0"
- **SO** = "1": one or more error conditions are detected; one or more diagnosis register bits are "1"

With this feature during every SPI communication a check of the diagnosis status can be done without additional read access of the diagnosis register.




Figure 13 SPI Protocol

SPI Answers:

- during power on reset: SPI commands are ignored, SO is always low
- after power on reset: the content of the command register is transmitted with the next SPI transmission
- during watchdog reset: SPI commands are ignored, SO has the value of the status flag
- after watchdog overflow: the content of the status register is transmitted with the first SPI transmission after the low to high transition of NRO
- after a read or write command: the content of the selected register is transmitted with the next SPI transmission
- after an invalid communication: the content of the diagnosis register is transmitted with the next SPI transmission