

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# TLE 8110 EE

Smart Multichannel Low Side Switch with Parallel Control and SPI Interface

coreFLEX TLE8110EE

# **Data Sheet**

Rev. 1.4, 2013-07-02

# **Automotive Power**





#### **Table of Content**

# **Table of Content**

1	Overview	4
<b>2</b> 2.1	Block Diagram	
<b>3</b> 3.1 3.2 3.3	Pin Configuration Pin Assignment Pin Definitions and Functions Terms	8 8
<b>4</b> 4.1 4.2 4.3	General Product Characteristics  Absolute Maximum Ratings  Functional Range  Thermal Resistance	11 12
<b>5</b> 5.1 5.2	Power Supply	14
<b>6</b> 6.1 6.2	Reset and Enable Inputs  Description Reset and Enable Inputs  Electrical Characteristics Reset Inputs	17
<b>7</b> 7.1 7.2 7.3 7.4	Power Outputs  Description Power Outputs  Description of the Clamping Structure  Electrical Characteristics Power Outputs  Parallel Connection of the Power Stages	19 20 21
8 8.1 8.1.1 8.1.2 8.2	Diagnosis  Diagnosis Description  Open Load diagnosis  Overcurrent / Overtemperature diagnosis  Electrical Characteristics Diagnosis	29 30 30
<b>9</b> 9.1 9.2	Parallel Inputs  Description Parallel Inputs  Electrical Characteristics Parallel Inputs	34
<b>10</b> 10.1	Protection Functions	
<b>11</b> 11.1 11.2 11.3	16 bit SPI Interface  Description 16 bit SPI Interface  Timing Diagrams  Electrical Characteristics 16 bit SPI Interface	41 41
12.1 12.2 12.2.1 12.2.2	Control of the device Internal Clock SPI Interface. Signals and Protocol Description 16 bit SPI Interface Signals Daisy Chain	44 44 44 45
12.2.3 12.2.3.1 12.2.3.2 12.2.3.3	SPI Protocol	45 47



#### **Table of Content**

14	Revision History	73
13	Package Outlines	72
12.3.6	DEVS - Device Settings	70
12.3.5	PMx - Parallel Mode Register CHx	70
12.3.4	ISx - INPUT or Serial Mode Control Register, Bank A and Bank B	69
12.3.3	OUTx - Output Control Register CHx	68
12.3.2.3	DMSx/OPSx - Diagnosis Mode Set / Output Pin Set Commands	66
12.3.2.2	DRx - Return on DRx Commands	
12.3.2.1	DRx - Diagnosis Registers Contents	
12.3.2	DCC - Diagnosis Registers and compactCONTROL	62
12.3.1.4	CMD_RINx - Command: Return Input Pin (INx) -Status	60
12.3.1.3	CMD_RPC - Command: Return Pattern Check	60
12.3.1.2	CMD_RSDS - Command: Return Short Diagnosis and Device Status	
12.3.1.1	CMD_RSD - Command: Return Short Diagnosis	56
12.3.1	CMD - Commands	
12.3	Register and Command - Overview	
12.2.4.2	Modulo-8 Counter	
12.2.4.1	Encoding of the commands	
12.2.4	safeCOMMUNICATION	
12.2.3.4	Daisy-Chain and 2x8-bit protocol	49



# Smart Multichannel Low Side Switch with Parallel Control and SPI Interface coreFLEX

**TLE8110EE** 






#### 1 Overview

#### **Features**

- · Overvoltage, Overtemperature, ESD -Protection
- · Direct Parallel PWM Control of all Channels
- safeCOMMUNICATION (SPI and Parallel)
- Efficient Communication Mode: compactCONTROL
- Compatible with 3.3V- and 5V- Micro Controllers I/O ports
- clampSAFE for highly efficient parallel use of the channels
- Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-36

#### **Application**

Power Switch Automotive and Industrial Systems switching Solenoids, Relays and Resistive Loads

#### **Description**

10-channel Low-Side Switch in Smart Power Technology [SPT] with **S**erial **P**eripheral Interface [SPI] and 10 open drain DMOS output stages. The TLE8110EE is protected by embedded protection functions and designed for automotive and industrial applications. The output stages are controlled via Parallel Input Pins for PWM use or SPI Interface. The TLE8110EE is particularly suitable for Engine Management and Powertrain Systems.

Туре	Package	Marking
TLE8110EE	PG-DSO-36	TLE8110EE

Data Sheet 4 Rev. 1.4, 2013-07-02



Overview

Table 1 Product Summary

Parameter	Symbol	Value	Unit
Analogue Supply voltage	$V_{DD}$	4.50 5.50	V
Digital Supply Voltage	$V_{\sf CC}$	3.00 5.50	V
Clamping Voltage (CH 1-10)	$V_{DS(CL)typ}$	55	V
On Resistance	$R_{ON1-4}$	0.30	Ω
typical at Tj=25°C and $I_{Dnom}$	$R_{ON5-6}$	0.25	Ω
	R <sub>ON7-10</sub>	0.60	Ω
On Resistance	R <sub>ON1-4</sub>	0.60	Ω
maximum at Tj=150°C and $I_{Dnom}$	$R_{ON5-6}$	0.50	Ω
	R <sub>ON7-10</sub>	1.20	Ω
Nominal Output current (CH 1-4)	$I_{Dnom}$	1.50	Α
Nominal Output current (CH 5-6)	$I_{Dnom}$	1.70	А
Nominal Output current (CH 7-10)	$I_{Dnom}$	0.75	Α
Output Current Shut-down Threshold (CH 1-4) min.	$I_{\mathrm{DSD(low)}}$	2.60	Α
Output Current Shut-down Threshold (CH 5-6) min.	$I_{\mathrm{DSD(low)}}$	3.70	Α
Output Current Shut-down Threshold (CH 7-10) min.	$I_{\mathrm{DSD(low)}}$	1.70	Α




Figure 1 Block Diagram TLE8110EE



**Block Diagram** 

# 2 Block Diagram




Figure 2 Block Diagram

#### 2.1 Description

#### Communication

The TLE8110EE is a 10-channel low-side switch in PG-DSO-36 package providing embedded protection functions. The 16-bit serial peripheral interface (SPI) can be utilized for control and diagnosis of the device and the loads. The SPI interface provides daisy-chain capability in order to assemble multiple devices in one SPI chain by using the same number of micro-controller pins <sup>1)</sup>.

The analogue and the digital part of the device is supplied by 5V. Logic Input and Output Signals are then compatible to 5V logic level [TTL - level]. Optionally, the logic part can be supplied with lower voltages to achieve signal compatibility with e.g. 3.3V logic level [CMOS - level].

The TLE8110EE is equipped with 10 parallel input pins that are routed to each output channel. This allows control of the channels for loads driven by Pulse Width Modulation (PWM). The output channels can also be controlled by SPI.

#### Reset

The device is equipped with one Reset Pin and one Enable. Reset [RST] serves the whole device, Enable [EN] serves only the Output Control Unit and the Power Stages.

<sup>1)</sup> Daisy Chain



**Block Diagram** 

#### **Diagnosis**

The device provides diagnosis of the load, including open load, short to GND as well as short circuit to  $V_{\text{Batt}}$  detection and over-load / over-temperature indication. The SPI diagnosis flags indicates if latched fault conditions may have occurred.

#### **Protection**

Each output stage is protected against short circuit. In case of over load, the affected channel is switched off. The switching off reaction time is dependent on two switching thresholds. Restart of the channel is done by clearing the Diagnosis Register <sup>1)</sup>. This feature protects the device against uncontrolled repetitive short circuits. The reaction to a short-circuit and over-temperature can be alternatively changed to further modes, such as semi- or auto - restart of the affected channel.

There is a temperature sensor available for each channel to protect the device in case of over temperature. In case of over temperature the affected channel is switched off and the Over-Temperature Flag is set. Restart of the channel is done by deleting the Flag. This feature protects the device against uncontrolled temperature toggling.

#### **Parallel Connection of Channels**

The device is featured with a central clamping structure, so-called *CLAMP*safe. This feature ensures a balanced clamping between the channels and allows in case of parallel connection of channels a high efficient usage of the channel capabilities. This parallel mode is additionally featured by best possible parameter- and thermal matching of the channels and by controlling the channels accordingly.

Data Sheet 7 Rev. 1.4, 2013-07-02

<sup>1)</sup> Restart after Clear



**Pin Configuration** 

# 3 Pin Configuration

## 3.1 Pin Assignment




Figure 3 Pin Configuration

# 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	Ground
2	P_IN1	Parallel Input Pin 1. Default assignment to Output Channel 1.
3	P_IN2	Parallel Input Pin 2. Default assignment to Output Channel 2.
4	EN	Enable Input Pin. If not needed, connect with Pull-up resistor to VCC.
5	RST	Reset Input Pin. (low active). If not needed, connect with Pull-up resistor to VCC.
6	P_IN3	Parallel Input Pin 3. Default assignment to Output Channel 3.
7	P_IN4	Parallel Input Pin 4. Default assignment to Output Channel 4.
3	VDD	Analogue Supply Voltage
9	P_IN5	Parallel Input Pin 5. Default assignment to Output Channel 5.
10	VCC	Digital Supply Voltage
11	S_SO	Serial Peripheral Interface [SPI], Serial Output
12	S_CLK	Serial Peripheral Interface [SPI], Clock Input
13	S_CS	Serial Peripheral Interface [SPI], Chip Select (active Low)
14	S_SI	Serial Peripheral Interface [SPI], Serial Input
15	P_IN6	Parallel Input Pin 6. Default assignment to Output Channel 6.
16	P_IN7	Parallel Input Pin 7. Default assignment to Output Channel 7.
17	P_IN8	Parallel Input Pin 8. Default assignment to Output Channel 8.
18	GND	Ground



#### **Pin Configuration**

Pin	Symbol	Function
19	GND	Ground
20	OUT9	Drain of Power Transistor Channel 9
21	OUT10	Drain of Power Transistor Channel 10
22	N.C.	internally not connected, connect to Ground
23	GND	Ground
24	OUT6	Drain of Power Transistor Channel 6
25	OUT4	Drain of Power Transistor Channel 4
26	OUT3	Drain of Power Transistor Channel 3
27	P_IN9	Parallel Input Pin 9. Default assignment to Output Channel 9.
28	P_IN10	Parallel Input Pin 10. Default assignment to Output Channel 10.
29	OUT2	Drain of Power Transistor Channel 2
30	OUT1	Drain of Power Transistor Channel 1
31	OUT5	Drain of Power Transistor Channel 5
32	GND	Ground
33	N.C.	internally not connected, connect to Ground
34	OUT8	Drain of Power Transistor Channel 8
35	OUT7	Drain of Power Transistor Channel 7
36	GND	Ground
Cooling Tab	GND	Cooling Tab; internally connected to GND



**Pin Configuration** 

#### 3.3 Terms




Figure 4 Terms



**General Product Characteristics** 

# 4 General Product Characteristics

# 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings<sup>1)</sup>

 $T_{\rm j}$  = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions	
			Min.	Max.			
Supply	Voltages		+	+		<u>'</u>	
4.1.1	Digital Supply voltage	$V_{\sf CC}$	-0.3	5.5	V	permanent	
4.1.2	Digital Supply voltage	$V_{\sf CC}$	-0.3	6.2	V	t < 10s	
4.1.3	Analogue Supply voltage	$V_{DD}$	-0.3	5.5	V	permanent	
4.1.4	Analogue Supply voltage	$V_{DD}$	-0.3	6.2	V	t < 10s	
Power \$	Stages	-			<u> </u>		
4.1.5	Load Current (CH 1 to 10)	I <sub>Dn</sub>	-	I <sub>DSD(low)</sub>	Α	_	
4.1.6	Reverse Current Output (CH 1-10)	I <sub>Dn</sub>	-I <sub>DSD(low)</sub>	-	Α	_	
4.1.7	Total Ground Current	$I_{GND}$	-20	20	Α	_	
4.1.8	Continuous Drain Source Voltage (Channel 1 to 10)	$V_{DSn}$	-0.3	45	V	_	
4.1.9	maximum Voltage for short circuit protection on Output	$V_{DSn}$	-	24	V	one event on one single channel.	
Clampi	ng Energy - Single Pulse <sup>2)3)</sup>	-					
4.1.10	Single Clamping Energy Channel Group 1-4	$E_{AS}$	-	29	mJ	$I_D$ = 2.6A 1 single pulse	
4.1.11	Single Clamping Energy Channel Group 5-6	$E_{AS}$	-	31	mJ	$I_D$ = 3.7A 1 single pulse	
4.1.12	Single Clamping Energy Channel Group 7-10	$E_{AS}$	-	11	mJ	$I_D$ = 1.7A 1 single pulse	
Logic P	Pins (SPI, INn, EN, RST)						
4.1.13	Input Voltage at all Logic Pin	$V_{x}$	-0.3	5.5	V	permanent	
4.1.14	Input Voltage at all Logic Pin	$V_{x}$	-0.3	6.2	V	t < 10s	
4.1.15	Input Voltage at Pin 27, 28 (IN9, 10, )	$V_{x}$	-0.3	45	V	permanent	
Temper	atures	-			<u> </u>		
4.1.16	Junction Temperature	$T_{j}$	-40	150	°C	_	
4.1.17	Junction Temperature	$T_{j}$	-40	175	°C	max. 100hrs cumulative	
4.1.18	Storage Temperature	$T_{\mathrm{stg}}$	-55	150	°C	_	
ESD Ro	bustness						
4.1.19	Electro Static Discharge Voltage "Human Body Model - HBM"	$V_{ESD}$	-4	4	kV	All Pins HBM <sup>4)</sup> 1.5KOhm, 100pF	

Data Sheet 11 Rev. 1.4, 2013-07-02



#### **General Product Characteristics**

## Absolute Maximum Ratings<sup>1)</sup> (cont'd)

 $T_{\rm j}$  = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions
			Min.	Max.		
4.1.20	Electro Static Discharge Voltage "Charged Device Model - CDM"	$V_{ESD}$	-500	500	V	All Pins CDM <sup>5)</sup>
4.1.21	Electro Static Discharge Voltage "Charged Device Model - CDM"	$V_{ESD}$	-750	750	V	Pin 1, 18, 19, 36 (corner pins) CDM <sup>5)</sup>

- 1) Not subject to production test, specified by design.
- 2) One single channel per time.
- 3) Triangular Pulse Shape (inductance discharge):  $I_D(t) = I_D(0) \cdot (1 t / t_{pulse})$ ;  $0 < t < t_{pulse}$
- 4) ESD susceptibility, HBM according to EIA/JESD 22-A114-B
- 5) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101-C

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### 4.2 Functional Range

Pos.	Parameter	Symbol	Liı	nit Values	Unit	Conditions
			Min.	Max.		
Supply	y Voltages	,		,		
4.2.1	Analogue Supply Voltage	$V_{DD}$	4.5	5.5	V	_
4.2.2	Digital Supply Voltage	$V_{\sf CC}$	3	$V_{DD}$	V	_
4.2.3	Digital Supply Voltage	$V_{\sf CC}$	$V_{DD}$	5.5	V	leakage Currents $(I_{CC})$ might increase if $V_{CC} > V_{DD}$ .
Power	Stages					
4.2.4	Ground Current	$I_{ m GND\_typ}$		9	Α	resistive loads1)
Tempe	eratures	·			·	•
4.2.5	Junction Temperature	$T_{j}$	-40	150	°C	-
4.2.6	Junction Temperature	$T_{\rm j}$	-40	175	°C	<sup>1)</sup> for 100hrs

<sup>1)</sup> Not subject to production test, specified by design.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

Data Sheet 12 Rev. 1.4, 2013-07-02



#### **General Product Characteristics**

#### 4.3 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Limit Values Unit		Unit	Conditions
			Min.	Тур.	Max.				
4.3.1	Junction to Soldering Point	$R_{thJSP}$	-	1.75	3.60	K/W	$P_{\text{vtot}} = 3W^{1)2)3)$		
4.3.2	Junction to Ambient	$R_{thJA}$	-	25.00	-	K/W	$P_{\text{vtot}} = 3W^{1)2)3)$		

- 1) Not subject to production test, specified by design.
- 2) Homogenous power distribution over all channels (All Power stages equally heated), dependent on cooling set-up.
- 3) Refer to Figure 5




Figure 5 PG-DSO-36 PCB set-up

Data Sheet 13 Rev. 1.4, 2013-07-02



**Power Supply** 

# 5 Power Supply

#### 5.1 Description Power Supply

The TLE8110EE is supplied by analogue power supply line  $V_{DD}$  which is used for the analogue functions of the device, such as the gate control of the power stages. The digital power supply line  $V_{CC}$  is used to supply the digital part and offers the possibility to adapt the logic level of the serial output pins to lower logic levels.




Figure 6 Block Diagram Supply and Reset

#### **Description Supply**

The Supply Voltage Pins are monitored during the power-on phase and under normal operating conditions for under voltage.

If during Power-on the increasing supply voltage exceeds the Supply Power-on Switching Threshold, the internal Reset is released after an internal delay has expired.

In case of under voltage, a device internal reset is performed. The Switching Threshold for this case is the Poweron Switching threshold minus the Switching Hysteresis.

In case of under voltage on the analogue supply line  $V_{DD}$  the outputs are turned off but the content of the registers and the functionality of the logic part is kept alive. In case of under voltage on the digital supply  $V_{CC}$  line, a complete reset including the registers is performed.

After returning back to normal supply voltage and an internal delay, the related functional blocks are turned on again. For more details, refer to the chapter "Reset".

The device internal under-voltage set will set the related bits in SDS (Short Diagnosis and Device Status) to allow the micro controller to detect this reset. For more information, refer to the chapter "Control of the Device".

Data Sheet 14 Rev. 1.4, 2013-07-02



**Power Supply** 

# 5.2 Electrical Characteristics Power Supply

#### **Electrical Characteristics: Power Supply**

 $3.0 \text{V} < V_{\text{CC}} < 5.5 \text{V}$ ;  $4.5 \text{V} < V_{\text{DD}} < 5.5 \text{V}$ ,  $T_{\text{j}}$  = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin

(unless otherwise specified)

Pos.	Parameter	Symbol		Limit Values			Conditions
			Min.	Тур.	Max.		
Digital	Supply and Power-on Reset						
5.2.1	Digital Supply Voltage	$V_{\sf CC}$	3	-	5.5	V	
5.2.2 a)	Digital Supply Current during Reset (V <sub>CC</sub> < V <sub>CCpo</sub> )	$I_{ m CCstb}$	-	15	20	μΑ	$f_{SCLK} = 0Hz,$ $S\_CS = V_{CC},$ $Tj=85^{\circ}C^{1}$ $V_{CC} = 2.0V$ $V_{DD} > V_{CC}$
b)			-	20	40	μА	$\begin{aligned} &\mathbf{f_{SCLK}} = \mathbf{0Hz}, \\ &\mathbf{S\_CS} = V_{CC}, \\ &\mathbf{Tj} = 150^{\circ}\mathbf{C} \\ &V_{CC} = \mathbf{2.0V} \\ &V_{DD} > V_{CC} \end{aligned}$
5.2.3 a)	Digital Supply Current during Reset ( V <sub>RST</sub> < V <sub>RSTI</sub> )	$I_{ m CCstb}$	-	2	5	μA	$f_{\rm SCLK} = 0 \text{Hz},$ $S_{\rm CS} = V_{\rm CC},$ $Tj=85^{\circ}\text{C}^{1)}$ $V_{\rm DD} > V_{\rm CC}$
b)			-	5	15	μΑ	$\begin{aligned} &\mathbf{f_{SCLK}} = \mathbf{0Hz}, \\ &\mathbf{S\_CS} = V_{CC}, \\ &\mathbf{Tj} = 150^{\circ}\mathbf{C} \\ &V_{DD} > V_{CC} \end{aligned}$
5.2.4 a)	Digital Supply Operating Current $V_{\rm CC}$ = 3.3V	$I_{\rm CC}$	-	0.15	2	mA	f <sub>SCLK</sub> = 0Hz, Tj=150°C. all Channels ON
b)			-	0.5	5	mA	f <sub>SCLK</sub> = 5MHz, Tj=150°C. all Channels ON
5.2.5 a)	Digital Supply Operating Current $V_{\rm CC}$ = 5.5V	$I_{\rm CC}$	-	0.25	2	mA	f <sub>SCLK</sub> = 0Hz, Tj=150°C. all Channels ON
b)			-	0.8	10	mA	f <sub>SCLK</sub> = 5MHz, Tj=150°C. all Channels ON
5.2.6	Digital Supply Power-on Switching Threshold	$V_{CCpo}$	1.9	2.8	3	V	V <sub>CC</sub> increasing
5.2.7	Digital Supply Switching Hysteresis	$V_{CChy}$	100	300	500	mV	1)



**Power Supply** 

### **Electrical Characteristics: Power Supply**

 $3.0 \text{V} < V_{\text{CC}} < 5.5 \text{V}$ ;  $4.5 \text{V} < V_{\text{DD}} < 5.5 \text{V}$ ,  $T_{\text{j}}$  = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin

(unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Analog	ue Supply and Power-on Reset	!	-	<del>- !</del>			
5.2.8	Analogue Supply Voltage	$V_{DD}$	4.5	-	5.5	V	-
5.2.9	Analogue Supply Current during	$I_{\mathrm{DDstb}}$	-	10	20	μΑ	f <sub>SCLK</sub> = 0Hz,
a)	Reset (V <sub>DD</sub> < V <sub>DDpo</sub> )						Tj=85°C <sup>1)</sup> $V_{\rm DD}$ = 2V
b)	C DD DDpo /		-	15	40	μA	$f_{SCLK}$ = 0Hz, Tj=150°C $V_{DD}$ = 2V
5.2.10 a)	Analogue Supply Current during Reset	$I_{DDstb}$	-	1	5	μA	f <sub>SCLK</sub> = 0Hz, Tj=85°C <sup>1)</sup>
b)	( V <sub>EN</sub> < V <sub>ENI</sub> )		-	2	15	μΑ	f <sub>SCLK</sub> = 0Hz, Tj=150°C
5.2.11	Analogue Supply Operating Current	$I_{DD}$	-	8	25	mA	f <sub>SCLK</sub> = 05MHz <sup>1)</sup> Tj=150°C all Channels ON
5.2.12	Analogue Supply Power-on Switching Threshold	$V_{DDpo}$	3	4.2	4.5	V	$V_{\mathrm{DD}}$ increasing
5.2.13	Analogue Supply Switching Hysteresis	$V_{DDhy}$	100	200	400	mV	1)
5.2.14	Analogue Supply Power-on Delay Time	$t_{VDDpo}$	-	100	200	μs	$V_{\rm DD}$ increasing <sup>1)</sup>

<sup>1)</sup> Parameter not subject to production test. Specified by design.

<sup>2)</sup> C = 50pF connected to S\_SO



**Reset and Enable Inputs** 

## 6 Reset and Enable Inputs

#### 6.1 Description Reset and Enable Inputs

The TLE8110EE contains one Reset- and one Enable Input Pin as can be seen in Figure 6.

#### Description:

Reset Pin [RST] is the main reset and acts as the internal under voltage reset monitoring of the digital supply voltage  $V_{CC}$ : As soon as  $\overline{RST}$  is pulled low, the whole device including the control registers is reset.

The Enable Pin [EN] resets only the Output channels and the control circuits. The content of the all registers is kept. This functions offers the possibility of a "soft" reset turning off only the Output lines but keeping alive the SPI communication and the contents of the control registers. This allows the read out of the diagnosis and setting up the device during or directly after Reset.

#### 6.2 Electrical Characteristics Reset Inputs

#### **Electrical Characteristics: Reset Inputs**

 $3.0\text{V} < V_{\text{CC}} < 5.5\text{V}$ ;  $4.5\text{V} < V_{\text{DD}} < 5.5\text{V}$ ,  $T_{\text{j}}$  = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin

(unless otherwise specified)

Pos.	Parameter	Symbol	L	imit Va	Unit	Conditions	
			Min.	Тур.	Max.		
Reset I	nput Pin [RST]						
6.2.1	Low Level of RST	$V_{RSTI}$	-0.3	-	V <sub>CC</sub> *0.2	V	-
6.2.2	High Level of RST	$V_{RSTh}$	V <sub>CC</sub> *0.4	-	V <sub>CC</sub>	V	-
6.2.3	RST Switching Hysteresis	$V_{RSThy}$	20	100	300	mV	1)
6.2.4	Reset Pin pull-down Current	$I_{RSTresh}$	20	40	85	μΑ	V <sub>RST</sub> =5V
		$I_{RSTresl}$	2.4	-	-	μΑ	V <sub>RST</sub> =0.6V <sup>1)</sup>
6.2.5	Required Reset Duration time RST	$t_{RSTmin}$	2	-	-	μs	1)
Enable	Input Pin [EN]						
6.2.6	Low Level of EN	$V_{ENI}$	-0.3	-	V <sub>CC</sub> *0.2	V	-
6.2.7	High Level of EN	$V_{ENh}$	V <sub>CC</sub> *0.4	-	V <sub>CC</sub>	V	-
6.2.8	EN Switching Hysteresis	$V_{ENhy}$	20	60	300	mV	1)
6.2.9	Enable Pin pull-down Current	$I_{ENresh}$	5	35	85	μΑ	V <sub>EN</sub> =5V
		$I_{ENresl}$	2.4	-	-	μΑ	V <sub>EN</sub> =0.6V <sup>1)</sup>
6.2.10	Enable Reaction Time (reaction of OUTx)	$t_{ENrr}$	-	4	-	μs	1)
6.2.11	Required Enable Duration time EN	$t_{\sf ENmin}$	2	-	-	μs	1)

<sup>1)</sup> Parameter not subject to production test. Specified by design.

Data Sheet 17 Rev. 1.4, 2013-07-02



**Reset and Enable Inputs** 




Figure 7 Timing



## 7 Power Outputs

#### 7.1 Description Power Outputs

The TLE8110EE is a 10 channel low-side powertrain switch. The power stages are built by N-channel power MOSFET transistors. The device is a universal multichannel switch but mostly suited for the use in Engine Management Systems [EMS]. Within an EMS, the best fit of the channels to the typical loads is:

- · Channel 1 to 4 for Injector valves or mid-sized solenoids with a nominal current requirement of 1.5A.
- · Channel 5 to 6 for mid-sized solenoids or Injector valves with a nominal current requirement of 1.7A
- · Channel 7 to 10 for small solenoids or relays with a nominal current requirement of 0.75A

Channel 1 to 10 provide enhanced clamping capabilities of typically 55V best suited for inductive loads such as injectors and valves. It is recommended in case of an inductive load, to connect an external free wheeling- or clamping diode, where-ever possible to reduce power dissipation.

All channels can be connected in parallel. Channels 1 to 4, 5 to 6 and 7 to 10 are prepared by matching for parallel connection with the possibility to use a high portion of the capability of each single channel also in parallel mode (refer to **Chapter 7.4**).

Channel 5 and 6 have a higher current shut down threshold to allow to connect in parallel mode a load with a high inrush-current, such as a lambda sensor heater.




Figure 8 Block Diagram of Control and Power Outputs



#### 7.2 Description of the Clamping Structure

When switching off inductive loads, the potential at pin OUT rises to  $V_{DS(CL)}$  potential, because the inductance intends to continue driving the current. The clamping voltage is necessary to prevent destruction of the device, see **Figure 9** for the clamping circuit principle. Nevertheless, the maximum allowed load inductance is limited.




Figure 9 Internal Clamping Principle

#### **Clamping Energy**

During demagnetization of inductive loads, energy has to be dissipated in the device. This energy can be calculated with following equation:

$$E = V_{DS(CL)} \cdot \frac{L_L}{R_L} \cdot \left[ I_L - \frac{V_{DS(CL)} - V_{BAT}}{R_L} \cdot \ln\left(1 + \frac{R_L \cdot I_L}{V_{DS(CL)} - V_{BAT}}\right) \right]$$
 (1)

The maximum energy, which is converted into heat, is limited by the thermal design of the component.

Attention: It is strongly recommended to measure the load Energy and Current under operating conditions, example of measurement setup is shown in Figure 10. Load small-signal parameters might not reflect the real load behavior under operating conditions, see Figure 11. For more details please refer to the Application Note "Switching Inductive Loads".




Figure 10  $E_{CL}$  measurement setup






Figure 11 Deviation of calculation from measurement

# 7.3 Electrical Characteristics Power Outputs

#### **Electrical Characteristics: Power Outputs**

 $3.0 \text{V} < V_{\text{CC}} < 5.5 \text{V}$ ;  $4.5 \text{V} < V_{\text{DD}} < 5.5 \text{V}$ ,  $T_{\text{j}} = -40 ^{\circ} \text{C}$  to +150  $^{\circ} \text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter Sy	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
Output	t Channel Resistance	-	1				1
7.3.1	On State Resistance Channel Group 1-4	$R_{DSon}$	-	0.3	-	Ohm	I <sub>Dnom</sub> =1,5A; Tj=25°C <sup>1)</sup>
			-	0.45	0.6	Ohm	I <sub>Dnom</sub> =1,5A; Tj=150°C
7.3.2	On State Resistance Channel Group 5-6	$R_{DSon}$	-	0.25	-	Ohm	I <sub>Dnom</sub> =1.7A; Tj=25°C <sup>1)</sup>
			-	0.35	0.5	Ohm	I <sub>Dnom</sub> =1.7A; Tj=150°C
7.3.3	On State Resistance Channel Group 7-10	$R_{DSon}$	-	0.6	-	Ohm	I <sub>Dnom</sub> =0.75A; Tj=25°C <sup>1)</sup>
			-	0.85	1.2	Ohm	I <sub>Dnom</sub> =0.75A; Tj=150°C



**Power Outputs** 

#### **Electrical Characteristics: Power Outputs (cont'd)**

 $3.0 \text{V} < V_{\text{CC}} < 5.5 \text{V}$ ;  $4.5 \text{V} < V_{\text{DD}} < 5.5 \text{V}$ ,  $T_{\text{j}}$  = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin

(unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.	1	
Clamp	ing Energy - Repetitive <sup>1)2)3)4)</sup>		•	-			<u> </u>
Chann	el Group 1-4						
7.3.4	Repetitive Clamping Energy	$E_{AR}$	-	-	11	mJ	$I_D$ = 1.0A 10 <sup>9</sup> cycles
			-	-	12	mJ	$I_D = 2.1A$ 10 <sup>4</sup> cycles
			-	-	15	mJ	$I_D$ = 2.6A 10 cycles <sup>5)</sup>
Chann	el 5-6		-				-
7.3.5	Repetitive Clamping Energy	$E_{AR}$	-	-	13	mJ	$I_D = 1.3A$ 10 <sup>9</sup> cycles
			-	-	15	mJ	$I_D = 2.7A$ 10 <sup>4</sup> cycles
			-	-	20	mJ	$I_D$ = 3.2A 10 cycles <sup>5)</sup>
Chann	el 7-10						
7.3.6	Repetitive Clamping Energy	$E_{AR}$	-	-	4	mJ	$I_D = 0.7A$ 10 <sup>9</sup> cycles
			-	-	4	mJ	$I_D = 1.4A$ 10 <sup>4</sup> cycles
			-	-	5	mJ	$I_D$ = 1.7A 10 cycles <sup>5)</sup>
Leakag	ge Current						-
7.3.7	Output Leakage Current in standby mode, Channel 1 to 4	$I_{Doff}$	-	-	3	μΑ	V <sub>DS</sub> =13.5V; V <sub>DD</sub> =5V, Tj=85°C <sup>1)</sup>
			-	-	8	μA	V <sub>DS</sub> =13.5V; V <sub>DD</sub> =5V, Tj=150°C
7.3.8	Output Leakage Current in standby mode, Channel 5 to 6	$I_{Doff}$	-	-	6	μΑ	V <sub>DS</sub> =13.5V; V <sub>DD</sub> =5V, Tj=85°C <sup>1)</sup>
			-	-	12	μΑ	V <sub>DS</sub> =13.5V; V <sub>DD</sub> =5V, Tj=150°C
7.3.9	Output Leakage Current in standby mode, Channel 7 to 10	$I_{Doff}$	-	-	2	μA	V <sub>DS</sub> =13.5V; V <sub>DD</sub> =5V, Tj=85°C <sup>1)</sup>
			-	-	5	μА	V <sub>DS</sub> =13.5V; V <sub>DD</sub> =5V, Tj=150°C



**Power Outputs** 

#### Electrical Characteristics: Power Outputs (cont'd)

 $3.0\text{V} < V_{\text{CC}} < 5.5\text{V}$ ;  $4.5\text{V} < V_{\text{DD}} < 5.5\text{V}$ ,  $T_{\text{j}}$  = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin

(unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
Clampi	ng Voltage		*	<del>'</del>	-	-	
7.3.10	Output Clamping Voltage, Channel 1 to 10	$V_{DScl}$	45	55	60	V	
Timing							
7.3.11	Output Switching Frequency	$f_{OUTx}$	-	-	20	kHz	resistive load duty cycle > 25%.
7.3.12	Turn-on Time	t <sub>dON</sub>	-	5	10	μs	$V_{DS}$ =20% of $V_{batt}$ $V_{batt}$ = 13.5V, $I_{DS1}$ to $I_{DS6}$ = 1A, $I_{DS7}$ to $I_{DS10}$ = 0.5A resistive load
7.3.13	Turn-off Time	t <sub>dOFF</sub>	-	5	10	μs	$V_{DS}$ =80% of $V_{batt}$ $V_{batt}$ = 13.5V, $I_{DS1}$ to $I_{DS6}$ = 1A, $I_{DS7}$ to $I_{DS10}$ = 0.5A resistive load

- 1) Parameter is not subject to production test, specified by design.
- 2) Either one of the values has to be considered as worst case limitation. Cumulative scenario and wide range of operating conditions are treated in the Application Note "Switching Inductive Loads TLE8110 addendum".
- 3) This lifetime statement is an anticipation based on an extrapolation of Infineon's qualification test results. The actual lifetime of a component depends on its form of application and type of use etc. and may deviate from such statement. The lifetime statement shall in no event extend the agreed warranty period.
- 4) Triangular Pulse Shape (inductance discharge):  $I_D(t) = I_D(0) \cdot (1 t / t_{pulse})$ ;  $0 < t < t_{pulse}$ .
- 5) Repetitive operation not allowed. Starting  $T_j$  must be kept within specs. In case of high energy pulse an immediate switch-off strategy is recommended

Data Sheet 23 Rev. 1.4, 2013-07-02






Figure 12 CH 1-4: typical behavior of RDS\_ON versus the junction temperature Tj




Figure 13 CH 5-6: typical behavior of RDS\_ON versus the junction temperature Tj






Figure 14 CH7-10: typical behavior of RDS\_ON versus the junction temperature Tj




Figure 15 All Channels: typical behavior of the clamping voltage versus the junction temperature