



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# System Basis Chip

## TLE9262QX

Mid-Range System Basis Chip Family

Body System IC with Integrated Voltage Regulators, Power Management Functions, HS-CAN Transceiver supporting CAN FD and LIN Transceiver. Featuring Multiple High-Side Switches and High-Voltage Wake Inputs.

## Data Sheet

Rev. 1.1, 2014-09-26

## Table of Contents

<b>1</b>	<b>Overview</b>	<b>5</b>
<b>2</b>	<b>Block Diagram</b>	<b>7</b>
<b>3</b>	<b>Pin Configuration</b>	<b>8</b>
3.1	Pin Assignment	8
3.2	Pin Definitions and Functions	9
3.3	Hints for Unused Pins	11
3.4	Hints for Alternate Pin Functions	11
<b>4</b>	<b>General Product Characteristics</b>	<b>12</b>
4.1	Absolute Maximum Ratings	12
4.2	Functional Range	14
4.3	Thermal Resistance	15
4.4	Current Consumption	16
<b>5</b>	<b>System Features</b>	<b>20</b>
5.1	Block Description of State Machine	21
5.1.1	Device Configuration and SBC Init Mode	22
5.1.1.1	Device Configuration	22
5.1.1.2	SBC Init Mode	24
5.1.2	SBC Normal Mode	25
5.1.3	SBC Stop Mode	26
5.1.4	SBC Sleep Mode	27
5.1.5	SBC Restart Mode	28
5.1.6	SBC Fail-Safe Mode	29
5.1.7	SBC Development Mode	30
5.2	Wake Features	31
5.2.1	Cyclic Sense	31
5.2.1.1	Configuration and Operation of Cyclic Sense	32
5.2.1.2	Cyclic Sense in Low Power Mode	35
5.2.2	Cyclic Wake	36
5.2.3	Internal Timer	37
5.3	Supervision Features	37
<b>6</b>	<b>Voltage Regulator 1</b>	<b>38</b>
6.1	Block Description	38
6.2	Functional Description	39
6.3	Electrical Characteristics	40
<b>7</b>	<b>Voltage Regulator 2</b>	<b>43</b>
7.1	Block Description	43
7.2	Functional Description	44
7.2.1	Short to Battery Protection	44
7.3	Electrical Characteristics	45
<b>8</b>	<b>External Voltage Regulator 3</b>	<b>48</b>
8.1	Block Description	48
8.2	Functional Description	49
8.2.1	External Voltage Regulator as Independent Voltage Regulator	50
8.2.2	External Voltage Regulator in Load Sharing Mode	51
8.3	External Components	52
8.4	Calculation of $R_{SHUNT}$	53

Table of Contents

8.5	Unused Pins	53
8.6	Electrical Characteristics	54
<b>9</b>	<b>High-Side Switch</b>	<b>59</b>
9.1	Block Description	59
9.2	Functional Description	59
9.2.1	Over and Under Voltage Switch Off	60
9.2.2	Over Current Detection and Switch Off	60
9.2.3	Open Load Detection	60
9.2.4	HSx Operation in Different SBC Modes	60
9.2.5	PWM and Timer Function	61
9.3	Electrical Characteristics	62
<b>10</b>	<b>High Speed CAN Transceiver</b>	<b>63</b>
10.1	Block Description	63
10.2	Functional Description	63
10.2.1	CAN OFF Mode	65
10.2.2	CAN Normal Mode	65
10.2.3	CAN Receive Only Mode	66
10.2.4	CAN Wake Capable Mode	66
10.2.5	TXD Time-out Feature	68
10.2.6	Bus Dominant Clamping	68
10.2.7	Under Voltage Detection	68
10.3	Electrical Characteristics	69
<b>11</b>	<b>LIN Transceiver</b>	<b>75</b>
11.1	Block Description	75
11.1.1	LIN Specifications	75
11.2	Functional Description	76
11.2.1	LIN OFF Mode	76
11.2.2	LIN Normal Mode	77
11.2.3	LIN Receive Only Mode	77
11.2.4	LIN Wake Capable Mode	78
11.2.5	TXD Time-out Feature	79
11.2.6	Bus Dominant Clamping	79
11.2.7	Under-Voltage Detection	79
11.2.8	Slope Selection	80
11.2.9	Flash Programming via LIN	80
11.3	Electrical Characteristics	81
<b>12</b>	<b>Wake and Voltage Monitoring Inputs</b>	<b>86</b>
12.1	Block Description	86
12.2	Functional Description	87
12.2.1	Wake Input Configuration	88
12.2.2	Alternate Measurement Function with WK1 and WK2	89
12.2.2.1	Block Description	89
12.2.2.2	Functional Description	89
12.3	Electrical Characteristics	90
<b>13</b>	<b>Interrupt Function</b>	<b>92</b>
13.1	Block and Functional Description	92
13.2	Electrical Characteristics	94
<b>14</b>	<b>Fail Outputs</b>	<b>95</b>
14.1	Block and Functional Description	95

Table of Contents


14.1.1	General Purpose I/O Functionality of FO2 and FO3 as Alternate Function	96
14.2	Electrical Characteristics	97
<b>15</b>	<b>Supervision Functions</b>	<b>99</b>
15.1	Reset Function	99
15.1.1	Reset Output Description	99
15.1.2	Soft Reset Description	100
15.2	Watchdog Function	101
15.2.1	Time-Out Watchdog	102
15.2.2	Window Watchdog	103
15.2.3	Watchdog Setting Check Sum	103
15.2.4	Watchdog during SBC Stop Mode	104
15.2.5	Watchdog Start in SBC Stop Mode due to Bus Wake	104
15.3	VS Power On Reset	105
15.4	Under Voltage VS and VSHS	106
15.5	Over Voltage VSHS	106
15.6	VCC1 Over-/ Under Voltage and Under Voltage Prewarning	106
15.6.1	VCC1 Under Voltage and Under Voltage Prewarning	106
15.6.2	VCC1 Over Voltage	107
15.7	VCC1 Short Circuit and VCC3 Diagnostics	108
15.8	VCC2 Undervoltage and VCAN Undervoltage	108
15.9	Thermal Protection	109
15.9.1	Individual Thermal Shutdown	109
15.9.2	Temperature Prewarning	110
15.9.3	SBC Thermal Shutdown	110
15.10	Electrical Characteristics	111
<b>16</b>	<b>Serial Peripheral Interface</b>	<b>114</b>
16.1	SPI Block Description	114
16.2	Failure Signalization in the SPI Data Output	115
16.3	SPI Programming	117
16.4	SPI Bit Mapping	119
16.5	SPI Control Registers	122
16.5.1	General Control Registers	123
16.6	SPI Status Information Registers	140
16.6.1	General Status Registers	141
16.6.2	Family and Product Information Register	151
16.7	Electrical Characteristics	152
<b>17</b>	<b>Application Information</b>	<b>154</b>
17.1	Application Diagram	154
17.2	ESD Tests	158
17.3	Thermal Behavior of Package	159
<b>18</b>	<b>Package Outlines</b>	<b>161</b>
<b>19</b>	<b>Revision History</b>	<b>162</b>



## 1 Overview

### Scalable System Basis Chip Family

- Product family with various products for complete scalable application coverage.
- Dedicated Data Sheets are available for the different product variants
- Complete compatibility (hardware and software) across the family
- TLE9263 with 2 LIN transceivers, 3 voltage regulators
- TLE9262 with 1 LIN transceiver, 3 voltage regulators
- TLE9261 without LIN transceivers, 3 voltage regulators
- TLE9260 without LIN transceivers, 2 voltage regulators
- Product variants for 5V (TLE926xQX) and 3.3V (TLE926xQXV33) output voltage for main voltage regulator
- CAN Partial Networking variants for 5V (TLE926x-3QX) and 3.3V (TLE926x-3QXV33) output voltage



PG-VQFN-48-31

### Device Description

The TLE9262QX is a monolithic integrated circuit in an exposed pad VQFN-48 (7mm x 7mm) power package with Lead Tip Inspection (LTI) feature to support Automatic Optical Inspection (AOI).

The device is designed for various CAN-LIN automotive applications as main supply for the microcontroller and as interface for a LIN and CAN bus network.

To support these applications, the System Basis Chip (SBC) provides the main functions, such as a 5V low-dropout voltage regulator (LDO) for e.g. a microcontroller supply, another 5V low-dropout voltage regulator with off-board protection for e.g. sensor supply, another 5V/3.3V regulator to drive an external PNP transistor, which can be used as an independent supply for off-board usage or in load sharing configuration with the main regulator VCC1, a HS-CAN transceiver supporting CAN FD and LIN transceiver for data transmission, high-side switches with embedded protective functions and a 16-bit Serial Peripheral Interface (SPI) to control and monitor the device. Also implemented are a configurable timeout / window watchdog circuit with a reset feature, three Fail Outputs and an under voltage reset feature.

The device offers low-power modes in order to minimize current consumption on applications that are connected permanently to the battery. A wake-up from the low-power mode is possible via a message on the buses, via the bi-level sensitive monitoring/wake-up inputs as well as via cyclic wake.

The device is designed to withstand the severe conditions of automotive applications.

Type	Package	Marking
TLE9262QX	PG-VQFN-48-31	TLE9262QX



## Key Features

- Very low quiescent current consumption in Stop- and Sleep Mode
- Periodic Cyclic Wake in SBC Normal- and Stop Mode
- Periodic Cyclic Sense in SBC Normal-, Stop- and Sleep Mode
- Low-Drop Voltage Regulator 5V, 250mA
- Low-Drop Voltage Regulator 5V, 100mA, protected features for off-board usage
- Low-Drop Voltage Regulator, driving an external PNP transistor - 5V in load sharing configuration or 5V/3.3V in stand-alone configuration, protected features for off-board usage. Current limitation by shunt resistor (up to 350mA with 470mΩ external shunt resistor) in stand-alone configuration
- High-Speed CAN Transceiver:
  - fully compliant to ISO11898-2 and ISO11898-5
  - suitable for chokeless operation up to 500kbps
  - supporting CAN FD communication up to 2 Mbps
- LIN Transceiver LIN 2.2, J2602 with configurable TXD timeout feature and LIN Flash Mode
- Fully compliant to “Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications” Revision 1.3, 2012-05-04
- Four High-Side Outputs 7Ω typ.
- Dedicated supply pin for High-Side Outputs
- Two General Purpose High-Voltage In- and Outputs (GPIOs) configurable as add. Fail Outputs, Wake Inputs, Low-Side switches or High-Side switches
- Three universal High-Voltage Wake Inputs for voltage level monitoring
- Alternate High-Voltage Measurement Function, e.g. for battery voltage sensing
- Configurable wake-up sources
- Reset Output
- Configurable timeout and window watchdog
- Up to three Fail Outputs (depending on configuration)
- Over temperature and short circuit protection feature
- Wide supply input voltage and temperature range
- Software compatible to all SBC families TLE926x and TLE927x
- Green Product (RoHS compliant) & AEC Qualified
- PG-VQFN-48 leadless exposed-pad power package with Lead Tip Inspection (LTI) feature to support Automatic Optical Inspection (AOI)

## 2 Block Diagram




Figure 1 Block Diagram



### 3 Pin Configuration

#### 3.1 Pin Assignment




Figure 2 Pin Configuration

### 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	<b>Ground</b>
2	n.c.	<b>not connected</b> ; internally not bonded.
3	VCC3REF	<b>VCC3REF</b> ; Collector connection for external PNP, reference input
4	VCC3B	<b>VCC3B</b> ; Base connection for external PNP
5	VCC3SH	<b>VCC3SH</b> ; Emitter connection for external PNP, shunt connection
6	n.c.	<b>not connected</b> ; internally not bonded.
7	n.c.	<b>not connected</b> ; internally not bonded.
8	HS1	<b>High Side Output 1</b> ; typ. 7Ω
9	HS2	<b>High Side Output 2</b> ; typ. 7Ω
10	HS3	<b>High Side Output 3</b> ; typ. 7Ω
11	HS4	<b>High Side Output 4</b> ; typ. 7Ω
12	n.c.	<b>not connected</b> ; internally not bonded.
13	VSHS	<b>Supply Voltage HS, LIN and GPIO1/2 in HS configuration; Supply voltage for High-Side Switches and LIN modules and respective UV-/OV supervision; Connected to battery voltage with reverse protection diode and filter against EMC; connect to VS if separate supply is not needed</b>
14	VS	<b>Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection Diode and Filter against EMC</b>
15	VS	<b>Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection Diode and Filter against EMC</b>
16	n.c.	<b>not connected</b> ; internally not bonded.
17	VCC1	<b>Voltage Regulator Output 1</b>
18	VCC2	<b>Voltage Regulator Output 2</b>
19	n.c.	<b>not connected</b> ; internally not bonded.
20	GND	<b>GND</b>
21	FO1	<b>Fail Output 1</b>
22	WK1	<b>Wake Input 1</b> ; Alternative function: HV-measurement function input pin (only in combination with WK2, see <a href="#">Chapter 12.2.2</a> )
23	WK2	<b>Wake Input 2</b> ; Alternative function: HV-measurement function output pin (only in combination with WK1, see <a href="#">Chapter 12.2.2</a> )
24	WK3	<b>Wake Input 3</b>
25	N.U.	<b>Not Used</b> ; Used for internal testing purpose. Do not connect, leave open
26	N.U.	<b>Not Used</b> ; Used for internal testing purpose. Do not connect, leave open
27	CLK	<b>SPI Clock Input</b>
28	SDI	<b>SPI Data Input; into SBC (=MOSI)</b>
29	SDO	<b>SPI Data Output; out of SBC (=MISO)</b>
30	CSN	<b>SPI Chip Select Not Input</b>

Pin Configuration

Pin	Symbol	Function
31	INT	<b>Interrupt Output</b> ; used as wake-up flag for microcontroller in SBC Stop or Normal Mode and for indicating failures. Active low. During start-up used to set the SBC configuration. External pull-up sets config 1/3, no external pull-up sets config 2/4.
32	RO	<b>Reset Output</b>
33	TXDLIN1	<b>Transmit LIN1</b>
34	RXDLIN1	<b>Receive LIN1</b>
35	TXDCAN	<b>Transmit CAN</b>
36	RXDCAN	<b>Receive CAN</b>
37	VCAN	<b>Supply Input; for internal HS-CAN cell</b>
38	GND	<b>GND</b>
39	CANL	<b>CAN Low Bus Pin</b>
40	CANH	<b>CAN High Bus Pin</b>
41	n.c.	<b>not connected</b> ; internally not bonded.
42	LIN1	<b>LIN1 Bus</b> ; Bus line for the LIN interface, according to ISO. 9141 and LIN specification 2.2 as well as SAE J2602-2.
43	GND	<b>Ground</b>
44	N.U.	<b>Not Used</b> ; Used for internal testing purpose. Do not connect, leave open
45	n.c.	<b>not connected</b> ; internally not bonded.
46	n.c.	<b>not connected</b> ; internally not bonded.
47	FO2	<b>Fail Output 2 - Side Indicator</b> ; Side indicators 1.25Hz 50% duty cycle output; Open drain. Active LOW. <b>Alternative Function: GPIO1</b> ; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO2, see also <a href="#">Chapter 14.1.1</a> )
48	FO3/TEST	<b>Fail Output 3 - Pulsed Light Output</b> ; Break/rear light 100Hz 20% duty cycle output; Open drain. Active LOW <b>TEST</b> ; Connect to GND to activate SBC Software Development Mode; Integrated pull-up resistor. Connect to VS with pull-up resistor or leave open for normal operation. <b>Alternative Function: GPIO2</b> ; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO3, see also <a href="#">Chapter 14.1.1</a> )
Cooling Tab	GND	Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground. <sup>1)</sup>

1) The exposed die pad at the bottom of the package allows better power dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC and can be left floating or it can be connected to GND (recommended) for the best EMC performance.

*Note: all VS Pins must be connected to battery potential or insert a reverse polarity diodes where required; all GND pins as well as the Cooling Tab must be connected to one common GND potential;*

### 3.3 Hints for Unused Pins

It must be ensured that the correct configurations are also selected, i.e. in case functions are not used that they are disabled via SPI:

- WK1/2/3: connect to GND and disable WK inputs via SPI
- HSx: leave open
- LINx, RXDLINx, TXDLINx, CANH/L, RXDCAN, TXDCAN: leave all pins open
- RO / FOx: leave open
- INT: leave open
- TEST: connect to GND during power-up to activate SBC Development Mode; connect to VS or leave open for normal user mode operation
- VCC2: leave open and keep disabled
- VCC3: See [Chapter 8.5](#)
- VCAN: connect to VCC1
- n.c.: not connected; internally not bonded; connect to GND
- **N.U.:** Not Used; Used for internal testing purposes only. Do not connect, leave open, i.e. not connected to any potential on the board. In case N.U. pins are connected on the board an open bridge has to be foreseen to avoid external disturbances. The bridge can be shorted by a 0  $\Omega$  resistance if signal is needed.

### 3.4 Hints for Alternate Pin Functions

In case of alternate pin functions, selectable via SPI, it must be ensured that the correct configurations are also selected via SPI, in case it is not done automatically. Please consult the respective chapter. In addition, following topics shall be considered:

- WK1..2: The pins can be either used as HV wake / voltage monitoring inputs or for a voltage measurement function (via bit [WK\\_MEAS](#)). In the second case, the WK1..2 pins shall not be used / assigned for any wake detection nor cyclic sense functionality, i.e. WK1 and WK2 must be disabled in the register [WK\\_CTRL\\_2](#) and the level information is to be ignored in the register [WK\\_LVL\\_STAT](#).
- FO2..3: The pins can also be configured as GPIOs in the [GPIO\\_CTRL](#) register. In this case, the pins shall not be used for any fail output functionality. The default function after Power on Reset (POR) is FOx.



## 4 General Product Characteristics

### 4.1 Absolute Maximum Ratings

**Table 1 Absolute Maximum Ratings<sup>1)</sup>**

$T_j = -40\text{ °C}$  to  $+150\text{ °C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>Voltages</b>							
Supply Voltage (VS, VSHS)	$V_{S_x, \max}$	-0.3	–	28	V	–	P_4.1.1
Supply Voltage (VS, VSHS)	$V_{S_x, \max}$	-0.3	–	40	V	Load Dump, max. 400 ms	P_4.1.2
Voltage Regulator 1	$V_{CC1, \max}$	-0.3	–	5.5	V	–	P_4.1.3
Voltage Regulator 2	$V_{CC2, \max}$	-0.3	–	28	V	$V_{CC2} = 40V$ for Load Dump, max. 400 ms;	P_4.1.4
Voltage Regulator 3 (VCC3REF)	$V_{CC3REF, \max}$	-0.3	–	28	V	$V_{CC3REF} = 40V$ for Load Dump, max. 400 ms;	P_4.1.5
Voltage Regulator 3 (VCC3B)	$V_{CC3B, \max}$	-0.3	–	$V_S + 10$	V	$V_{CC3B} = 40V$ for Load Dump, max. 400 ms;	P_4.1.25
Voltage Regulator 3 (VCC3SH)	$V_{CC3SH, \max}$	$V_S - 0.30$	–	$V_S + 0.30$	V	–	P_4.1.26
Wake Inputs WK1..3	$V_{WK, \max}$	-0.3	–	40	V	–	P_4.1.6
Fail Pin FO1	$V_{FO1, \max}$	-0.3	–	40	V	–	P_4.1.7
Fail Pins FO2, FO3/TEST	$V_{FO2\_3, \max}$	-0.3	–	$V_S + 0.3$	V	–	P_4.1.23
LINx, CANH, CANL	$V_{BUS, \max}$	-27	–	40	V	–	P_4.1.8
Logic Input Pins (CSN, CLK, SDI, TXDLINx, TXDCAN)	$V_{I, \max}$	-0.3	–	$V_{CC1} + 0.3$	V	–	P_4.1.9
Logic Output Pins (SDO, RO, INT, RXDLINx, RXDCAN)	$V_{O, \max}$	-0.3	–	$V_{CC1} + 0.3$	V	–	P_4.1.10
VCAN Input Voltage	$V_{VCAN, \max}$	-0.3	–	5.5	V	–	P_4.1.11
High Side 1...4	$V_{HS, \max}$	-0.3	–	$V_{SHS} + 0.3$	V	–	P_4.1.12
<b>Currents</b>							
Wake input WK1	$I_{WK1, \max}$	0	–	500	$\mu A$	<sup>2)</sup>	P_4.1.13
Wake input WK2	$I_{WK2, \max}$	-500	–	0	$\mu A$	<sup>2)</sup>	P_4.1.14
<b>Temperatures</b>							
Junction Temperature	$T_j$	-40	–	150	$^{\circ}C$	–	P_4.1.15
Storage Temperature	$T_{stg}$	-55	–	150	$^{\circ}C$	–	P_4.1.16

**Table 1 Absolute Maximum Ratings<sup>1)</sup>** (cont'd)

$T_j = -40\text{ °C}$  to  $+150\text{ °C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>ESD Susceptibility</b>							
ESD Resistivity	$V_{ESD,11}$	-2	–	2	kV	HBM <sup>3)</sup>	P_4.1.17
ESD Resistivity to GND, HSx	$V_{ESD,12}$	-2	–	2	kV	HBM <sup>3)</sup>	P_4.1.18
ESD Resistivity to GND, CANH, CANL, LINx	$V_{ESD,13}$	-8	–	8	kV	HBM <sup>4)3)</sup>	P_4.1.19
ESD Resistivity to GND	$V_{ESD,21}$	-500	–	500	V	CDM <sup>5)</sup>	P_4.1.20
ESD Resistivity Pin 1, 12, 13, 24, 25, 36, 37, 48 (corner pins) to GND	$V_{ESD,22}$	-750	–	750	V	CDM <sup>5)</sup>	P_4.1.21

1) Not subject to production test, specified by design.

2) Applies only if WK1 and WK2 are configured as alternative HV-measurement function

3) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 kΩ, 100 pF)

4) For ESD “GUN” Resistivity 6kV (according to IEC61000-4-2 “gun test” (150pF, 330Ω)), will be shown in Application Information and test report will be provided from IBEE

5) ESD susceptibility, Charged Device Model “CDM” EIA/JESD22-C101 or ESDA STM5.3.1

**Notes**

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

## 4.2 Functional Range

**Table 2 Functional Range**

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Supply Voltage	$V_{S,func}$	$V_{POR}$	–	28	V	<sup>1)</sup> $V_{POR}$ see section <a href="#">Chapter 15.10</a>	P_4.2.1
LIN Bus Voltage	$V_{S,LIN,func}$	6	–	18	V	<sup>2)</sup>	P_4.2.2
CAN Supply Voltage	$V_{CAN,func}$	4.75	–	5.25	V	–	P_4.2.3
SPI frequency	$f_{SPI}$	–	–	4	MHz	see <a href="#">Chapter 16.7</a> for $f_{SPI,max}$	P_4.2.4
Junction Temperature	$T_j$	-40	–	150	°C	–	P_4.2.5

1) Including Power-On Reset, Over- and Under voltage Protection

2) Parameter Specification according to LIN 2.2 standard

*Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.*

### Device Behavior Outside of Specified Functional Range:

- $28V < V_{S,func} < 40V$ : Device will still be functional including the state machine; the specified electrical characteristics might not be ensured anymore. The regulators VCC1/2/3 are working properly, however, a thermal shutdown might occur due to high power dissipation. HSx switches might be turned OFF depending on VSHS\_OV configurations. The specified SPI communication speed is ensured; the absolute maximum ratings are not violated, however the device is not intended for continuous operation of  $V_S > 28V$ . The device operation at high junction temperatures for long periods might reduce the operating life time;
- $18V < V_{S,LIN} < 28V$ : The LIN transceiver is still functional. However, the communication might fail due to out-of-LIN-spec operation;
- $V_{SHS,UVD} < V_{S,LIN} < 6V$ : The LIN transceiver is still functional. However, the communication might fail due to out-of-LIN-spec operation;
- $V_{CAN} < 4.75V$ : The undervoltage bit **VCAN\_UV** will be set in the SPI register **BUS\_STAT\_1** and the transmitter will be disabled as long as the UV condition is present;
- $5.25V < V_{CAN} < 5.50V$ : CAN transceiver still functional. However, the communication might fail due to out-of-spec operation;
- $V_{POR,f} < V_S < 5.5V$ : Device will still be functional; the specified electrical characteristics might not be ensured anymore.
  - The voltage regulators will enter the low-drop operation mode (applies for VCC3 only if bit **VCC3\_VS\_UV\_OFF** is set),
  - A VCC1\_UV reset could be triggered depending on the Vrtx settings,
  - The LIN transmitter will be disabled if  $V_{SHS,UVD}$  is reached,
  - HSx switch behavior will depend on the respective configuration:
    - **HS\_UV\_SD\_EN** = '0' (default): HSx will be turned OFF for  $V_{SHS} < V_{SHS\_UV}$  and will stay OFF;
    - **HS\_UV\_SD\_EN** = '1': HSx stays on as long as possible. An unwanted over current shut down may occur. OC shut down bit set and the respective HSx switch will stay OFF;
  - FOx outputs will remain ON if they were enabled before  $V_S > 5.5V$ ,
  - The specified SPI communication speed is ensured.

### 4.3 Thermal Resistance

**Table 3 Thermal Resistance<sup>1)</sup>**

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Junction to Soldering Point	$R_{thJSP}$	–	6	–	K/W	Exposed Pad	P_4.3.1
Junction to Ambient	$R_{thJA}$	–	33	–	K/W	<sup>2)</sup>	P_4.3.2

1) Not subject to production test, specified by design.

2) According to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board for 1.5W. Board: 76.2x114.3x1.5mm<sup>3</sup> with 2 inner copper layers (35µm thick), with thermal via array under the exposed pad contacting the first inner copper layer and 300mm<sup>2</sup> cooling area on the bottom layer (70µm).



## 4.4 Current Consumption

**Table 4 Current Consumption**

Current consumption values are specified at  $T_j = 25^\circ\text{C}$ ,  $V_S = 13.5\text{V}$ , all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>SBC Normal Mode</b>							
Normal Mode current consumption	$I_{\text{Normal}}$	–	3.5	6.5	mA	$V_S = 5.5\text{ V to }28\text{ V}$ ; $T_j = -40\text{ }^\circ\text{C to }+150\text{ }^\circ\text{C}$ ; VCC2, CAN, LIN, VCC3, HSx = OFF	P_4.4.1
<b>SBC Stop Mode</b>							
Stop Mode current consumption	$I_{\text{Stop}_{1,25}}$	–	44	60	$\mu\text{A}$	<sup>1)</sup> VCC2/3, HSx = OFF; CAN, LINx, WKx not wake capable; Watchdog = OFF; no load on VCC1; <b><math>I_{\text{PEAK\_TH}} = '0'</math></b>	P_4.4.2
Stop Mode current consumption	$I_{\text{Stop}_{1,85}}$	–	50	70	$\mu\text{A}$	<sup>1)2)</sup> $T_j = 85^\circ\text{C}$ ; VCC2/3, HSx = OFF; CAN, LINx, WKx not wake capable; Watchdog = OFF; no load on VCC1; <b><math>I_{\text{PEAK\_TH}} = '0'</math></b>	P_4.4.3
Stop Mode current consumption (high active peak threshold)	$I_{\text{Stop}_{2,25}}$	–	64	90	$\mu\text{A}$	<sup>1)</sup> VCC2/3, HSx = OFF; CAN, LINx, WKx not wake capable; Watchdog = OFF; no load on VCC1; <b><math>I_{\text{PEAK\_TH}} = '1'</math></b>	P_4.4.35
Stop Mode current consumption (high active peak threshold)	$I_{\text{Stop}_{2,85}}$	–	70	100	$\mu\text{A}$	<sup>1)2)</sup> $T_j = 85^\circ\text{C}$ ; VCC2/3, HSx = OFF; CAN, LINx, WKx not wake capable; Watchdog = OFF; no load on VCC1; <b><math>I_{\text{PEAK\_TH}} = '1'</math></b>	P_4.4.36
<b>SBC Sleep Mode</b>							
Sleep Mode current consumption	$I_{\text{Sleep}_{25}}$	–	15	25	$\mu\text{A}$	VCC2/3, HSx = OFF; CAN, LINx, WKx not wake capable	P_4.4.5
Sleep Mode current consumption	$I_{\text{Sleep}_{85}}$	–	25	35	$\mu\text{A}$	<sup>2)</sup> $T_j = 85^\circ\text{C}$ ; VCC2/3, HSx = OFF; CAN, LINx, WKx not wake capable	P_4.4.6

General Product Characteristics

**Table 4 Current Consumption (cont'd)**

Current consumption values are specified at  $T_j = 25^\circ\text{C}$ ,  $V_S = 13.5\text{V}$ , all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
<b>Feature Incremental Current Consumption</b>							
Current consumption for CAN module, recessive state	$I_{\text{CAN,rec}}$	–	2	3	mA	SBC Normal/Stop Mode; CAN Normal Mode; VCC1 connected to VCAN; VTXDCAN = VCC1; no RL on CAN	P_4.4.7
Current consumption for CAN module, dominant state	$I_{\text{CAN,dom}}$	–	3	4.5	mA	<sup>2)</sup> SBC Normal/Stop Mode; CAN Normal Mode; VCC1 connected to VCAN; VTXDCAN = GND; no RL on CAN	P_4.4.8
Current consumption for CAN module, Receive Only Mode	$I_{\text{CAN,RcvOnly}}$	–	0.9	1.2	mA	<sup>2)</sup> SBC Normal/Stop Mode; CAN Receive Only Mode; VCC1 connected to VCAN; VTXDCAN = VCC1; no RL on CAN	P_4.4.9
Current consumption per LIN module, recessive state	$I_{\text{LIN,rec}}$	–	0.1	1	mA	SBC Normal/Stop Mode; LIN Normal Mode; VTXDLIN = VCC1; no RL on LIN	P_4.4.10
Current consumption per LIN module, dominant state	$I_{\text{LIN,dom}}$	–	1.0	1.5	mA	<sup>2)</sup> SBC Normal/Stop Mode; LIN Normal Mode; VTXDLIN = GND; no RL on LIN	P_4.4.11
Current consumption per LIN module, Receive Only Mode	$I_{\text{LIN,RcvOnly}}$	–	0.2	0.5	mA	<sup>2)</sup> SBC Normal/Stop Mode; LIN Receive Only Mode; VTXDLIN = VCC1; no RL on LIN	P_4.4.12
Current consumption for WK1..3 wake capability (all wake inputs)	$I_{\text{Wake,WKx,25}}$	–	0.2	2	$\mu\text{A}$	<sup>3)4)5)</sup> SBC Sleep Mode; WK1..3 wake capable (all WKx enabled); LIN, CAN = OFF	P_4.4.13
Current consumption for WK1..3 wake capability (all wake inputs)	$I_{\text{Wake,WKx,85}}$	–	0.5	3	$\mu\text{A}$	<sup>2)3)4)5)</sup> SBC Sleep Mode; $T_j = 85^\circ\text{C}$ ; WK1..3 wake capable; (all WKx enabled); LIN, CAN = OFF	P_4.4.14

**General Product Characteristics**
**Table 4 Current Consumption (cont'd)**

 Current consumption values are specified at  $T_j = 25^\circ\text{C}$ ,  $V_S = 13.5\text{V}$ , all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Current consumption per LIN module wake capability	$I_{\text{Wake,LIN},25}$	–	0.2	2	$\mu\text{A}$	<sup>3)</sup> SBC Sleep Mode; LIN wake capable; WK1..3, CAN = OFF	P_4.4.15
Current consumption per LIN module wake capability	$I_{\text{Wake,LIN},85}$	–	0.5	3	$\mu\text{A}$	<sup>2)3)</sup> SBC Sleep Mode; $T_j = 85^\circ\text{C}$ ; LIN wake capable; WK1..3, CAN = OFF	P_4.4.16
Current consumption for CAN wake capability	$I_{\text{Wake,CAN},25}$	–	4.5	6	$\mu\text{A}$	<sup>3)</sup> SBC Sleep Mode; CAN wake capable; WK1..3, LIN = OFF	P_4.4.17
Current consumption for CAN wake capability	$I_{\text{Wake,CAN},85}$	–	5.5	7	$\mu\text{A}$	<sup>2)3)</sup> SBC Sleep Mode; $T_j = 85^\circ\text{C}$ ; CAN wake capable; WK1..3, LIN = OFF	P_4.4.18
VCC2 Normal Mode current consumption	$I_{\text{Normal,VCC2}}$	–	2.5	3.5	mA	$V_S = 5.5\text{ V to }28\text{ V}$ ; $T_j = -40^\circ\text{C to }+150^\circ\text{C}$ ; VCC2 = ON (no load)	P_4.4.32
Current consumption for VCC2 in SBC Sleep Mode	$I_{\text{Sleep,VCC2},25}$	–	25	35	$\mu\text{A}$	<sup>1)3)</sup> SBC Sleep Mode; VCC2 = ON (no load); LIN, CAN, WK1..3 = OFF	P_4.4.19
Current consumption for VCC2 in SBC Sleep Mode	$I_{\text{Sleep,VCC2},85}$	–	30	40	$\mu\text{A}$	<sup>1)2)3)</sup> SBC Sleep Mode; $T_j = 85^\circ\text{C}$ ; VCC2 = ON (no load); LIN, CAN, WK1..3 = OFF	P_4.4.20
Current consumption for VCC3 in SBC Sleep Mode in stand-alone configuration	$I_{\text{Sleep,VCC3},25}$	–	40	60	$\mu\text{A}$	<sup>1)3)</sup> SBC Sleep Mode; VCC3 = ON (no load, stand-alone config.); LIN, CAN, WK1..3 = OFF	P_4.4.21
Current consumption for VCC3 in SBC Sleep Mode in stand-alone configuration	$I_{\text{Sleep,VCC3},85}$	–	50	70	$\mu\text{A}$	<sup>1)2)3)</sup> SBC Sleep Mode; $T_j = 85^\circ\text{C}$ ; VCC3 = ON (no load, stand-alone config.); LIN, CAN, WK1..3 = OFF	P_4.4.22
Current consumption for HSx in SBC Stop Mode	$I_{\text{Stop,HSx},25}$	–	525	650	$\mu\text{A}$	<sup>3)6)</sup> SBC Stop Mode; Cyclic Sense & HSx= ON (no load); LIN, CAN, WK1..3 = OFF	P_4.4.33

General Product Characteristics

**Table 4 Current Consumption (cont'd)**

Current consumption values are specified at  $T_j = 25^\circ\text{C}$ ,  $V_S = 13.5\text{V}$ , all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Current consumption for HSx in SBC Stop Mode	$I_{\text{Stop,HSx,85}}$	–	575	700	$\mu\text{A}$	<sup>2)3)6)</sup> SBC Stop Mode; $T_j = 85^\circ\text{C}$ ; Cyclic Sense & HSx = ON (no load); LIN, CAN, WK1..3 = OFF	P_4.4.34
Current consumption for cyclic sense function	$I_{\text{Stop,CS25}}$	–	20	26	$\mu\text{A}$	<sup>3)7)8)</sup> SBC Stop Mode; WD = OFF	P_4.4.23
Current consumption for cyclic sense function	$I_{\text{Stop,CS85}}$	–	24	35	$\mu\text{A}$	<sup>2)3)7)8)</sup> SBC Stop Mode; $T_j = 85^\circ\text{C}$ ; WD = OFF	P_4.4.27
Current consumption for watchdog active in Stop Mode	$I_{\text{Stop,WD25}}$	–	20	26	$\mu\text{A}$	<sup>2)</sup> SBC Stop Mode; Watchdog running	P_4.4.30
Current consumption for watchdog active in Stop Mode	$I_{\text{Stop,WD85}}$	–	24	35	$\mu\text{A}$	<sup>2)</sup> SBC Stop Mode; $T_j = 85^\circ\text{C}$ ; Watchdog running	P_4.4.31
Current consumption for active fail outputs (FO1..3)	$I_{\text{Stop,FOx}}$	–	1.0	2.0	$\text{mA}$	<sup>2)</sup> all SBC Modes; $T_j = 25^\circ\text{C}$ ; FOx = ON (no load);	P_4.4.24

- 1) If the load current on VCC1 will exceed the configured VCC1 active peak threshold  $I_{VCC1,peak1,r}$  or  $I_{VCC1,peak2,r}$  the current consumption will increase by typ. 2.9mA to ensure optimum dynamic load behavior. Same applies to VCC2. For VCC3 the current consumption will increase by typ. 1.4mA. See also [Chapter 6](#), [Chapter 7](#), [Chapter 8](#).
- 2) Not subject to production test, specified by design.
- 3) Current consumption adders of features defined for SBC Sleep Mode also apply for SBC Stop Mode and vice versa (unless otherwise specified).
- 4) No pull-up or pull-down configuration selected.
- 5) The specified WKx current consumption adder for wake capability applies regardless how many WK inputs are activated.
- 6) A typ. 75 $\mu\text{A}$  / max 125 $\mu\text{A}$  ( $T_j = 85^\circ\text{C}$ ) adder applies for every additionally activated HSx switch in SBC Stop Mode; In SBC Normal Mode every HSx switch consumes the typ. 75 $\mu\text{A}$  / max 125 $\mu\text{A}$  ( $T_j = 85^\circ\text{C}$ ) without the initial adder because the biasing is already enabled.
- 7) HS1 used for cyclic sense, Timer 2, 20ms period, 0.1ms on-time, no load on HS1.  
In general the current consumption adder for cyclic sense in SBC Stop Mode can be calculated with below equation:  
 $I_{\text{Stop,CS}} = 18\mu\text{A} + (525\mu\text{A} * t_{\text{ON}}/T_{\text{Per}})$
- 8) Also applies to Cyclic Wake

*Note: There is no additional current consumption contribution due to PWM generators.*



## 5 System Features

This chapter describes the system features and behavior of the TLE9262QX:

- State machine
- SBC mode control
- Device configuration
- State of supply and peripherals
- System functions such as cyclic sense or cyclic wake
- Supervision and diagnosis functions

The System Basis Chip (SBC) offers six operating modes:

- SBC Init Mode: Power-up of the device and after a soft reset,
- SBC Normal Mode: The main operating mode of the device,
- SBC Stop Mode: The first-level power saving mode with the main voltage regulator VCC1 enabled,
- SBC Sleep Mode: The second-level power saving mode with VCC1 disabled,
- SBC Restart Mode: An intermediate mode after a wake event from SBC Sleep or Fail-Safe Mode or after a failure (e.g. WD failure, VCC1 under voltage reset) to bring the microcontroller into a defined state via a reset. Once the failure condition is not present anymore the device will automatically change to SBC Normal Mode after a delay time ( $t_{RD1}$ ).
- SBC Fail-Safe Mode: A safe-state mode after critical failures (e.g. WD failure, VCC1 under voltage reset) to bring the system into a safe state and to ensure a proper restart of the system. VCC1 is disabled. It is a permanent state until either a wake event (via CAN, LINx or WKx) occurs or the over temperature condition is not present anymore.

A special mode, called SBC Development Mode, is available during software development or debugging of the system. All above mentioned operating modes can be accessed in this mode. However, the watchdog counter is stopped and does not need to be triggered. This mode can be accessed by setting the TEST pin to GND during SBC Init Mode.

The device can be configured via hardware (external component) to determine the device behavior after a watchdog trigger failure. See [Chapter 5.1.1](#) for further information.

The System Basis Chip is controlled via a 16-bit SPI interface. A detailed description can be found in [Chapter 16](#). The configuration as well as the diagnosis is handled via the SPI. The SPI mapping of the TLE9262QX is compatible to other devices of the TLE926x and TLE927x families.

### 5.1 Block Description of State Machine

The different SBC Modes are selected via SPI by setting the respective SBC **MODE** bits in the register **M\_S\_CTRL**. The SBC **MODE** bits are cleared when going through SBC Restart Mode and thus always show the current SBC mode.




Figure 3 State Diagram showing the SBC Operating Modes

### 5.1.1 Device Configuration and SBC Init Mode

The SBC starts up in SBC Init Mode after crossing the power-on reset  $V_{POR,r}$  threshold (see also [Chapter 15.3](#)) and the watchdog will start with a long open window ( $t_{LW}$ ).

During this power-on phase following configurations are stored in the device:


- The device behavior regarding a watchdog trigger failure and a VCC1 over voltage condition is determined by the external circuitry on the INT pin (see below)
- The selection of the normal device operation or the SBC Software Development Mode (watchdog disabled for debugging purposes) will be set depending on the voltage level of the FO3/TEST pin (see also [Chapter 5.1.7](#)).

#### 5.1.1.1 Device Configuration

The configuration selection is intended to select the SBC behavior regarding a watchdog trigger failure. Depending on the requirements of the application, the VCC1 output shall be switched OFF and the device shall go to SBC Fail-Safe Mode in case of a watchdog failure (1 or 2 fails). To set this configuration (Config 2/4), the INT pin does not need an external pull-up resistor. In case VCC1 should not be switched OFF (Config 1/3), the INT pin needs to have an external pull-up resistor connected to VCC1 (see application diagram in [Chapter 17.1](#)).

**Figure 5** shows the timing diagram of the hardware configuration selection. The hardware configuration is defined during SBC Init Mode. The INT pin is internally pulled LOW with a weak pull-down resistor during the reset delay time  $t_{RD1}$ , i.e. after VCC1 crosses the reset threshold  $V_{RT1,r}$  and before the RO pin goes HIGH. The INT pin is monitored during this time (with a continuous filter time of  $t_{CFG,F}$ ) and the configuration (depending on the voltage level at INT) is stored at the rising edge of RO.

*Note: If the **POR** bit is not cleared then the internal pull-down resistor will be reactivated every time RO is pulled LOW the configuration will be updated at the rising edge of RO. Therefore it is recommended to clear the **POR** bit right after initialization. In case there is no stable signal at INT, then the default value '0' will taken as the config select value = SBC Fail-Safe Mode.*



**Figure 4** Hardware Configuration Selection Timing Diagram

There are four different device configurations (**Table 5**) available defining the watchdog failure and the VCC1 over voltage behavior. The configurations can be selected via the external connection on the INT pin and the SPI bit **CFG** in the **HW\_CTRL** register (see also **Chapter 16.4**):

- **CFG** = '1': Config 1 and Config 3:
  - A watchdog trigger failure leads to SBC Restart Mode and depending on **CFG** the Fail Outputs (FOx) are activated after the 1st (Config 1) or 2nd (Config 3) watchdog trigger failure;
  - A VCC1 over voltage detection will lead to SBC Restart Mode if **VCC1\_OV\_RST** is set. **VCC1\_OV** will be set and the Fail Outputs are activated;
- **CFG** = '0': Config 2 and Config 4:
  - A watchdog trigger failure leads to SBC Fail-Safe Mode and depending on **CFG** the Fail Outputs (FOx) are activated after the 1st (Config 2) or 2nd (Config 4) watchdog trigger failure. The first watchdog trigger failure in Config 4 will lead to SBC Restart Mode;
  - A VCC1 over voltage detection will lead to SBC Fail-Safe Mode if **VCC1\_OV\_RST** is set. **VCC1\_OV** will be set and the Fail Outputs are activated;

The respective device configuration can be identified by reading the SPI bit **CFG** in the **HW\_CTRL** register and the **CFG** bit in the **WK\_LVL\_STAT** register.

**Table 5** shows the configurations and the device behavior in case of a watchdog trigger failure:

**Table 5 Watchdog Trigger Failure Configuration**

Config	INT Pin ( <b>CFG</b> )	SPI Bit <b>CFG</b>	Event	FOx Activation	SBC Mode Entry
1	External pull-up	1	1 x Watchdog Failure	after 1st WD Failure	SBC Restart Mode
2	No ext. pull-up	1	1 x Watchdog Failure	after 1st WD Failure	SBC Fail-Safe Mode
3	External pull-up	0	2 x Watchdog Failure	after 2nd WD Failure	SBC Restart Mode
4	No ext. pull-up	0	2 x Watchdog Failure	after 2nd WD Failure	SBC Fail-Safe Mode

**Table 6** shows the configurations and the device behavior in case of a VCC1 over voltage detection when **VCC1\_OV\_RST** is set:

**Table 6 Device Behavior in Case of VCC1 Over Voltage Detection**

Config	INT Pin ( <b>CFG</b> )	<b>CFG</b> Bit	<b>VCC1_OV_RST</b>	Event	<b>VCC1_OV</b>	FOx Activation	SBC Mode Entry
1-4	any value	x	0	1 x VCC1 OV	1	no FOx activation	unchanged
1	External pull-up	1	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Restart Mode
2	No ext. pull-up	1	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Fail-Safe Mode
3	External pull-up	0	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Restart Mode
4	No ext. pull-up	0	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Fail-Safe Mode

The respective configuration will be stored for all conditions and can only be changed by powering down the device ( $V_S < V_{POR,f}$ ).



### 5.1.1.2 SBC Init Mode

In SBC Init Mode, the device waits for the microcontroller to finish its startup and initialization sequence. In the SBC Init Mode any valid SPI command will bring the SBC to SBC Normal Mode. During the long open window the watchdog has to be triggered. Thereby the watchdog will be automatically configured.

A missing watchdog trigger during the long open window will cause a watchdog failure and the device will enter SBC Restart Mode.

Wake events are ignored during SBC Init Mode and will therefore be lost.

*Note: Any SPI command will bring the SBC to SBC Normal Mode even if it is a illegal SPI command (see [Chapter 16.2](#)).*

*Note: For a safe start-up, it is recommended to use the first SPI command to trigger and to configure the watchdog (see [Chapter 15.2](#)).*

*Note: At power up no **VCC1\_UV** will be issued nor will FOx be triggered as long as VCC1 is below the  $V_{RT,x}$  threshold and if VS is below the VCC1 short circuit detection threshold  $V_{s,uv}$ . The RO pin will be kept low as long as VCC1 is below the selected  $V_{RT,x}$  threshold.*

### 5.1.2 SBC Normal Mode

The SBC Normal Mode is the standard operating mode for the SBC. All configurations have to be done in SBC Normal Mode before entering a low-power mode (see also [Chapter 5.1.6](#) for the device configuration defining the Fail-Safe Mode behavior). A wake-up event on CAN, LINx and WKx will create an interrupt on pin INT - however, no change of the SBC mode will occur. The configuration options are listed below:

- VCC1 is active
- VCC2 can be switched ON or OFF (default = OFF)
- VCC3 is configurable (OFF coming from SBC Init Mode; as previously programmed coming from SBC Restart Mode)
- CAN is configurable (OFF coming from SBC Init Mode; OFF or wake capable coming from SBC Restart Mode, see also [Chapter 5.1.5](#))
- LIN is configurable (OFF coming from SBC Init Mode; OFF or wake capable coming from SBC Restart Mode, see also [Chapter 5.1.5](#))
- HS Outputs can be switched ON or OFF (default = OFF) or can be controlled by PWM; HS Outputs are OFF coming from SBC Restart Mode
- Wake pins show the input level and can be selected to be wake capable (interrupt)
- Cyclic sense can be configured with HS1...4 and Timer1 or Timer 2
- Cyclic wake can be configured with Timer1 or Timer2
- Watchdog is configurable
- All FOx outputs are OFF by default. Coming from SBC Restart Mode FOx can be active (due to a failure event, e.g. watchdog trigger failure, VCC1 short circuit, etc.) or inactive (no failure occurred)

In SBC Normal Mode, there is the possibility of testing the FO outputs, i.e. to verify if setting the FO pin to low will create the intended behavior within the system. The FO output can be enabled and then disabled again by the microcontroller by setting the **FO\_ON** SPI bit. This feature is only intended for testing purposes.