

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# TLE9845QX

Microcontroller with LIN and Power Switches for Automotive Applications

# **Data Sheet**

Rev. 1.0, 2016-05-06

# **Automotive Power**



#### **Table of Contents**

<b>1</b> 1.1	Overview     Abbreviations	
2	Block Diagram	10
<b>3</b> 3.1 3.2	Device Pinout and Pin Configuration         Device Pinout         Pin Configuration	11
4	Modes of Operation	15
5 5.1 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4	Power Management Unit (PMU)  Features Introduction Block Diagram PMU Modes Overview  Power Supply Generation (PGU) Voltage Regulator 5.0V (VDDP) Voltage Regulator 1.5V (VDDC) External Voltage Regulator 5.0V (VDDEXT) Power-on Reset Concept	18 19 21 22 22 23 24
6	System Control Unit - Digital Modules (SCU-DM)	26
6.1 6.2 6.2.1 6.3 6.3.1 6.3.2 6.3.2.1 6.3.2.2	Features Introduction Block Diagram Clock Generation Unit Low Precision Clock High Precision Oscillator Circuit (OSC_HP) External Input Clock Mode External Crystal Mode	26 27 29 29 29 29
6.3.3	Clock Control Unit	31
<b>7</b> 7.1 7.2 7.2.1	System Control Unit - Power Modules (SCU-PM)  Description of the Power Modules System Control Unit  Introduction  Block Diagram	33 33
<b>8</b> 8.1 8.2 8.2.1	ARM Cortex-M0 Core  Features  Introduction  Block Diagram	35 36
9	Address Space Organization	37
<b>10</b> 10.1 10.2 10.2.1	Memory Control Unit Features Introduction Block Diagram	39 39
<b>11</b> 11.1 11.1.1	NVM Module (Flash Memory)  Definitions  General Definitions	42
<b>12</b> 12.1	Interrupt System	



12.2 12.2.1	Introduction	
1 <b>3</b> 13.1 13.2	Watchdog Timer (WDT1) Features Introduction	47
14	GPIO Ports and Peripheral I/O	
14.1 14.2	Features	
14.2.1 14.2.2	Port 0 and Port 1	50
14.3	TLE9845QX Port Implementation Details	52
14.3.1 14.3.1.1	Port 0 Port 0 Functions	52
14.3.2 14.3.2.1	Port 1	
14.3.3 14.3.3.1	Port 2  Port 2 Functions	
15	General Purpose Timer Units (GPT12)	
15.1 15.1.1	Features Block GPT1 Features Block GPT1	
15.1.2 15.2	Features Block GPT2	
15.2.1 15.2.2	Block Diagram GPT1	60
16	Timer2 and Timer21	62
16.1 16.2	Features	
16.2.1	Timer2 and Timer21 Modes Overview	
<b>17</b> 17.1	Capture/Compare Unit 6 (CCU6)	64
17.2 17.2.1	Introduction	
<b>18</b> 18.1	UART1/UART2 Features	
18.2	Introduction	66
18.2.1 18.3	Block Diagram	
10.3	Of the modes	67
19	LIN Transceiver	68
1 <b>9</b> 19.1 19.2	LIN Transceiver Features Introduction	68 68 68
<b>19</b> 19.1	LIN Transceiver	68 68 68 69
19.1 19.2 19.2.1 20	LIN Transceiver  Features Introduction Block Diagram  High-Speed Synchronous Serial Interface SSC1/SSC2 Features	68 68 69 70 70
19 19.1 19.2 19.2.1 20 20.1 20.2 20.2.1	LIN Transceiver Features Introduction Block Diagram  High-Speed Synchronous Serial Interface SSC1/SSC2 Features Introduction Block Diagram	68 68 69 70 70 71
19 19.1 19.2 19.2.1 20 20.1 20.2	LIN Transceiver  Features Introduction Block Diagram  High-Speed Synchronous Serial Interface SSC1/SSC2 Features Introduction	68 68 69 70 70 71 72



21.2.1	Block Diagram	72
22	Measurement Core Module (incl. ADC2)	74
22.1	Features	
22.2	Introduction	
22.2.1	Block Diagram	
23	10-Bit Analog Digital Converter (ADC1)	
-	· · ·	
23.1 23.2	Features	
23.2 23.2.1	Block Diagram	
	· ·	
24	High-Voltage Monitor Input	
24.1	Features	
24.2	Introduction	
24.2.1	Block Diagram	77
25	High-Side Switch	78
25.1	Features	78
25.2	Introduction	79
25.2.1	Block Diagram	79
25.2.2	General	79
26	Low-Side Switch	ΩN
2 <b>6</b> .1	Features	
26.2	Functional Description	
	·	
27	Application Information	
27.1	Relay Window Lift Application diagram	
27.2	Motor Drive with P/N-channel Power MOSFET Half Bridge Application	
27.2.1	P/N-channel Half Bridge Application diagram	
27.2.2	Functional description	
27.2.2.1	Gate Driver Stages	
27.2.2.2	PWM operation	
27.2.2.3	MOSFET protection with integrated Differential Units for drain-source-monitoring	
27.3	Connection of N.C.	
27.4	Connection of unused pins	
27.5	Connection of P0.2 for SWD debug mode	
27.6	Connection of TMS	
27.7	ESD Immunity According to IEC61000-4-2	
28	Electrical Characteristics	87
28.1	General Characteristics	87
28.1.1	Absolute Maximum Ratings	
28.1.2	Functional Range	
28.1.3	Current Consumption	
28.1.4	Thermal Resistance	
28.1.5	Timing Characteristics	
28.2	Power Management Unit (PMU)	
28.2.1	PMU Input Voltage VS	
28.2.2	PMU I/O Supply Parameters VDDP	
28.2.3	PMU Core Supply Parameters VDDC	
28.2.4	VDDEXT Voltage Regulator 5.0V	
28.2.5	VPRE Voltage Regulator (PMU Subblock) Parameters	
28.2.5.1	Load Sharing of VPRE Regulator	98

## TLE9845QX



28.2.6	Power Down Voltage Regulator (PMU Subblock) Parameters	
28.3	System Clocks	
28.3.1	Electrical Characteristics Oscillators and PLL	100
28.3.2	External Clock Parameters XTAL1, XTAL2	101
28.4	Flash Parameters	103
28.4.1	Flash Characteristics	103
28.5	Parallel Ports (GPIO)	104
28.5.1	Description of Keep and Force Current	104
28.5.2	DC Parameters Port 0, Port 1, TMS, Reset	105
28.5.3	DC Parameters Port 2	107
28.5.4	Operating Conditions	108
28.6	LIN Transceiver	110
28.6.1	Electrical Characteristics	110
28.7	High-Speed Synchronous Serial Interface	114
28.7.1	SSC Timing	114
28.8	Measurement Unit	115
28.8.1	Electrical Characteristics	115
28.8.2	Central Temperature Sensor Module	118
28.8.2.1	Electrical Characteristics	118
28.9	ADC1 (10-Bit)	119
28.9.1	ADC1 Reference Voltage	119
28.9.2	Electrical Characteristics ADC1 (10-Bit)	119
28.10	High-Voltage Monitoring Input	121
28.10.1	Electrical Characteristics	121
28.11	High Side Switches	122
28.11.1	Electrical Characteristics	122
28.12	Low Side Switches	125
28.12.1	Electrical Characteristics	125
29	Package Outlines	127
30	Revision History	128



# Microcontroller with LIN and Power Switches for Automotive Applications

#### TLE9845QX





#### 1 Overview

#### **Summary of Features**

- 32-bit ARM Cortex-M0 Core
  - up to 40 MHz clock frequency
  - one clock per machine cycle architecture
  - single cycle multiplier
- On-chip memory
  - 48 KB Flash (including EEPROM)
  - 4 KB EEPROM (emulated in Flash)
  - 768 bytes 100 Time Programmable Memory (100TP)
  - 4 KB RAM
  - Boot ROM for startup firmware and Flash routines
- On-chip OSC
- 2 Low-Side Switches incl. PWM functionality, can be used e.g. as relay driver
- 2 High-Side Switches with cyclic sense option and PWM functionality, e.g. for supplying LEDs or switch panels (min. 150 mA)
- 5 High Voltage Monitor Input pins for wake-up and with cyclic sense with analog measurement option
- 10 General-purpose I/O Ports (GPIO)
- · 6 Analog input Ports
- 10-Bit A/D Converter with 6 analog inputs + VBAT\_SENSE + VS + 5 high voltage monitoring inputs
- 8-Bit A/D Converter with 7 inputs for voltage and temperature supervision
- · Measurement unit with 12 channels together with the onboard 10-Bit A/D converter and data post processing
- 16-Bit timers GPT12, Timer 2 and Timer 21
- Capture/compare unit for PWM signal generation (CCU6)
- 2 full duplex serial interfaces (UART1, UART2), UART1 with LIN support
- 2 synchronous serial channels (SSC1, SSC2)
- Usage as P/N-channel Power MOSFET driver (Half Bridge Application) supported by four additional differential channels in ADC1
- · On-chip debug support via 2-wire SWD
- LIN Bootstrap loader to program the Flash via LIN (LIN BSL)
- 1 LIN 2.2 transceiver
- Single power supply from 3.0 V to 28 V
- Low-dropout voltage regulators (LDO)
- 5 V voltage supply VDDEXT for external loads (e.g. Hall-sensor)
- Core logic supply at 1.5 V
- Programmable window watchdog (WDT1) with independent on-chip clock source

Туре	Package	Marking
TLE9845QX	VQFN-48-31	TLE9845QX



**VQFN-48-31** 



Overview

- · Power saving modes:
  - Micro Controller Unit slow-down mode
  - Sleep Mode with cyclic sense option
  - Cyclic wake-up during Sleep Mode
  - Stop Mode with cyclic sense option
- Power-on and undervoltage/brownout reset generator
- Overtemperature protection
- · Short circuit protection for all voltage regulators and actuators (High Side, Low Side)
- Loss of clock detection with fail safe mode for power switches
- Temperature Range T<sub>J</sub>: -40 °C up to 150 °C
- Package VQFN-48-31 with LTI feature
- Green package (RoHS compliant)
- AEC Qualified



Overview

## 1.1 Abbreviations

The following acronyms and terms are used within this document. List see in Table 1.

Table 1 Acronyms

AHB ARM Advanced High-Performance Bus  CCU6 Capture Compare Unit 6  CGU Clock Generation Unit  CLKMU Clock Management Unit  CMU Cyclic Management Unit  DPP Data Post Processing  ECC Error Correction Code  EEPROM Electrically Erasable Programmable Read Only Memory  GPIO General Purpose Input Output  HV High Voltage  ICU Interrupt Control Unit  LDO Low DropOut voltage regulator  LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MIU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Supply Generation Unit  PD Pull Down  PGU Power supply Generation Unit  PPB Private Peripheral Bus	Acronyms	Name					
CGU Clock Generation Unit CLKMU Clock Management Unit CMU Cyclic Management Unit DPP Data Post Processing ECC Error Correction Code EEPROM Electrically Erasable Programmable Read Only Memory GPIO General Purpose Input Output HV High Voltage ICU Interrupt Control Unit LDO Low DropOut voltage regulator LIN Local Interconnect Network LSB Least Significant Bit LTI Lead Tip Inspection LV Low Voltage MCU Microcontroller Unit MF Measurement Functions MPU Memory Protection Unit MRST Master Receive / Slave Transmit, corresponds to MISO in SPI MSB Most Significant Bit MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI MU Measurement Unit NMI Non Maskable Interrupt NVIC Nested Vector Interrupt OTP One Time Programmable PBA Peripheral Bridge PC Program Counter PCU Power Control Unit PLL Phase Locked Loop PMU Power Management Unit	AHB	ARM Advanced High-Performance Bus					
CLKMU Clock Management Unit  CMU Cyclic Management Unit  DPP Data Post Processing  ECC Error Correction Code  EEPROM Electrically Erasable Programmable Read Only Memory  GPIO General Purpose Input Output  HV High Voltage  ICU Interrupt Control Unit  LDO Low DropOut voltage regulator  LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PLL Phase Locked Loop  PMU Power Management Unit  PLL Phase Locked Loop  PMU Power Management Unit	CCU6	Capture Compare Unit 6					
CMU Cyclic Management Unit DPP Data Post Processing ECC Error Correction Code EEPROM Electrically Erasable Programmable Read Only Memory GPIO General Purpose Input Output HV High Voltage ICU Interrupt Control Unit LDO Low DropOut voltage regulator LIN Local Interconnect Network LSB Least Significant Bit LTI Lead Tip Inspection LV Low Voltage MCU Microcontroller Unit MF Measurement Functions MPU Memory Protection Unit MRST Master Receive / Slave Transmit, corresponds to MISO in SPI MSB Most Significant Bit MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI MU Measurement Unit NMI Non Maskable Interrupt NVIC Nested Vector Interrupt Controller OSC Oscillator OTP One Time Programmable PBA Peripheral Bridge PC Program Counter PCU Power Control Unit PLL Phase Locked Loop PMU Power Management Unit PLL Phase Locked Loop	CGU	Clock Generation Unit					
DPP Data Post Processing  ECC Error Correction Code  EEPROM Electrically Erasable Programmable Read Only Memory  GPIO General Purpose Input Output  HV High Voltage  ICU Interrupt Control Unit  LDO Low DropOut voltage regulator  LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit  PD Pull Down  PGU Power Management Unit  PD Power Management Unit	CLKMU	Clock Management Unit					
ECC Error Correction Code  EEPROM Electrically Erasable Programmable Read Only Memory  GPIO General Purpose Input Output  HV High Voltage  ICU Interrupt Control Unit  LDO Low DropOut voltage regulator  LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit  PD Power Management Unit	CMU	Cyclic Management Unit					
EEPROM Electrically Erasable Programmable Read Only Memory GPIO General Purpose Input Output HV High Voltage ICU Interrupt Control Unit LDO Low DropOut voltage regulator LIN Local Interconnect Network LSB Least Significant Bit LTI Lead Tip Inspection LV Low Voltage MCU Microcontroller Unit MF Measurement Functions MPU Memory Protection Unit MRST Master Receive / Slave Transmit, corresponds to MISO in SPI MSB Most Significant Bit MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI MU Measurement Unit NMI Non Maskable Interrupt NVIC Nested Vector Interrupt Controller OSC Oscillator OTP One Time Programmable PBA Peripheral Bridge PC Program Counter PCU Power Supply Generation Unit PD Pull Down PGU Power Management Unit PMU Power Management Unit PD Pusse Locked Loop PMU Power Management Unit PD Power Management Unit PD Power Management Unit PD Power Management Unit PD Power Management Unit	DPP	Data Post Processing					
GPIO General Purpose Input Output  HV High Voltage  ICU Interrupt Control Unit  LDO Low DropOut voltage regulator  LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  Phase Locked Loop  PMU Power Management Unit	ECC	Error Correction Code					
HV High Voltage ICU Interrupt Control Unit LDO Low DropOut voltage regulator LIN Local Interconnect Network LSB Least Significant Bit LTI Lead Tip Inspection LV Low Voltage MCU Microcontroller Unit MF Measurement Functions MPU Memory Protection Unit MRST Master Receive / Slave Transmit, corresponds to MISO in SPI MSB Most Significant Bit MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI MU Measurement Unit NMI Non Maskable Interrupt NVIC Nested Vector Interrupt Controller OSC Oscillator OTP One Time Programmable PBA Peripheral Bridge PC Program Counter PCU Power Control Unit PD Pull Down PGU Power Management Unit PLL Phase Locked Loop PMU Power Management Unit	EEPROM	Electrically Erasable Programmable Read Only Memory					
ICU Interrupt Control Unit  LDO Low DropOut voltage regulator  LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PLL Phase Locked Loop  PMU Power Management Unit  PD Pull Down  PGU Power Management Unit  PMU Power Management Unit	GPIO	General Purpose Input Output					
LDO Low DropOut voltage regulator  LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	HV	High Voltage					
LIN Local Interconnect Network  LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	ICU	Interrupt Control Unit					
LSB Least Significant Bit  LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	LDO	Low DropOut voltage regulator					
LTI Lead Tip Inspection  LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PMU Power Management Unit	LIN	Local Interconnect Network					
LV Low Voltage  MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	LSB	Least Significant Bit					
MCU Microcontroller Unit  MF Measurement Functions  MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	LTI	Lead Tip Inspection					
MF Measurement Functions MPU Memory Protection Unit MRST Master Receive / Slave Transmit, corresponds to MISO in SPI MSB Most Significant Bit MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI MU Measurement Unit NMI Non Maskable Interrupt NVIC Nested Vector Interrupt Controller OSC Oscillator OTP One Time Programmable PBA Peripheral Bridge PC Program Counter PCU Power Control Unit PD Pull Down PGU Power supply Generation Unit PLL Phase Locked Loop PMU Power Management Unit	LV	Low Voltage					
MPU Memory Protection Unit  MRST Master Receive / Slave Transmit, corresponds to MISO in SPI  MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	MCU	Microcontroller Unit					
MRST Master Receive / Slave Transmit, corresponds to MISO in SPI MSB Most Significant Bit MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI MU Measurement Unit NMI Non Maskable Interrupt NVIC Nested Vector Interrupt Controller OSC Oscillator OTP One Time Programmable PBA Peripheral Bridge PC Program Counter PCU Power Control Unit PD Pull Down PGU Power supply Generation Unit PLL Phase Locked Loop PMU Power Management Unit	MF	Measurement Functions					
MSB Most Significant Bit  MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	MPU	Memory Protection Unit					
MTSR Master Transmit / Slave Receive, corresponds to MOSI in SPI  MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	MRST	Master Receive / Slave Transmit, corresponds to MISO in SPI					
MU Measurement Unit  NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	MSB	Most Significant Bit					
NMI Non Maskable Interrupt  NVIC Nested Vector Interrupt Controller  OSC Oscillator  OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	MTSR	Master Transmit / Slave Receive, corresponds to MOSI in SPI					
NVIC  Nested Vector Interrupt Controller  OSC  Oscillator  OTP  One Time Programmable  PBA  Peripheral Bridge  PC  Program Counter  PCU  Power Control Unit  PD  Pull Down  PGU  Power supply Generation Unit  PLL  Phase Locked Loop  PMU  Power Management Unit	MU	Measurement Unit					
OSC OTP One Time Programmable PBA Peripheral Bridge PC Program Counter PCU Power Control Unit PD Pull Down PGU Power supply Generation Unit PLL Phase Locked Loop PMU Power Management Unit	NMI	Non Maskable Interrupt					
OTP One Time Programmable  PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	NVIC	Nested Vector Interrupt Controller					
PBA Peripheral Bridge  PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	OSC	Oscillator					
PC Program Counter  PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	OTP	One Time Programmable					
PCU Power Control Unit  PD Pull Down  PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	PBA	Peripheral Bridge					
PD Pull Down PGU Power supply Generation Unit PLL Phase Locked Loop PMU Power Management Unit	PC	Program Counter					
PGU Power supply Generation Unit  PLL Phase Locked Loop  PMU Power Management Unit	PCU	Power Control Unit					
PLL Phase Locked Loop PMU Power Management Unit	PD	Pull Down					
PMU Power Management Unit	PGU	Power supply Generation Unit					
<u> </u>	PLL	Phase Locked Loop					
PPB Private Peripheral Bus	PMU	Power Management Unit					
	PPB	Private Peripheral Bus					



Overview

## Table 1 Acronyms

Acronyms	Name
PSW	Program Status Word
PU	Pull Up
PWM	Pulse Width Modulation
RAM	Random Access Memory
RCU	Reset Control Unit
rfu	reserved for future use
RMU	Reset Management Unit
ROM	Read Only Memory
SCU	System Control Unit
SOW	Short Open Window (for WDT1)
SPI	Serial Peripheral Interface
SSC	Synchronous Serial Channel
SWD	ARM Serial Wire Debug
TCCR	Temperature Compensation Control Register
TMS	Test Mode Select
TSD	Thermal Shut Down
UART	Universal Asynchronous Receiver Transmitter
VBG	Voltage reference Band Gap
VCO	Voltage Controlled Oscillator
WDT1	Watchdog timer in SCU-PM (System Control Unit - Power Modules)
WMU	Wake-up Management Unit
100TP	100 Times Programmable



**Block Diagram** 

## 2 Block Diagram




Figure 1 Block Diagram, TLE9845QX



## 3 Device Pinout and Pin Configuration

#### 3.1 Device Pinout




Figure 2 Device Pinout, TLE9845QX



## 3.2 Pin Configuration

After reset, all pins are configured as input (except supply and LIN pins) with one of the following settings:

- Pull-up enabled only (PU)
- Pull-down enabled only (PD)
- Input with both pull-up and pull-down disabled (I)
- Output with output stage deactivated = high impedance state (Hi-Z)

The functions and default states of the TLE9845QX external pins are provided in the following table.

Type: indicates the pin type.

- I/O: Input or output
- I: Input only
- O: Output only
- P: Power supply

Not all alternate functions listed, see Chapter 14.

Table 2 Pin Definitions and Functions

Symbol	Pin Number	Туре	Reset State	Function	
P0				Alternate fur	6-Bit bidirectional general purpose I/O port. nctions can be assigned and are listed in the Port Main function is listed below.
P0.0	20	I/O	I/PU	SWD_CLK GPIO	Serial Wire Debug Clock General Purpose IO Alternate function mapping see <b>Table 8</b>
P0.1	17	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 8
P0.2	22	I/O	I/PD	GPIO	General Purpose IO Alternate function mapping see Table 8
P0.3	23	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 8
P0.4	24	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 8
P0.5	25	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 8
P1				Alternate fur	4-Bit bidirectional general purpose I/O port. nctions can be assigned and are listed in the Port Main function is listed below.
P1.0	14	I/O	I	GPIO	General Purpose IO Alternate function mapping see Table 9
P1.1	15	I/O	I	GPIO	General Purpose IO Alternate function mapping see Table 9
P1.2	16	I/O	I	GPIO	General Purpose IO Alternate function mapping see Table 9
P1.4	26	I/O	I	GPIO	General Purpose IO Alternate function mapping see Table 9



 Table 2
 Pin Definitions and Functions (cont'd)

Table 2 P	on Definitions a	and Fun	ctions (c	ont'd)		
Symbol	Pin Number	Туре	Reset State	Function		
P2				Port 2 Port 2 is an 8-Bit general purpose input-only port. Alternate functions can be assigned and are listed in the Port description. Main function is listed below.		
P2.0	39	I	I	AN0	ADC1 analog input channel 12 Alternate function mapping see Table 10	
P2.1	37	I	I	AN1	ADC1 analog input channel 7 Alternate function mapping see <b>Table 10</b>	
P2.2	33	I	I	AN2	ADC1 analog input channel 8 Alternate function mapping see <b>Table 10</b>	
P2.3	36	I	I	AN3	ADC1 analog input channel 9 Alternate function mapping see <b>Table 10</b>	
P2.4	32	I	I	XTAL1 <sup>1)</sup>	Alternate function mapping see Table 10 External oscillator input	
P2.5	31	I O	l Hi-Z	XTAL2 <sup>1)</sup>	Alternate function mapping see Table 10 External oscillator output	
P2.6	34	I	I	AN6	ADC1 analog input channel 10 Alternate function mapping see <b>Table 10</b>	
P2.7	35	I	I	AN7	ADC1 analog input channel 11 Alternate function mapping see Table 10	
Power Supply	у					
VS	47	Р	_	Battery sup	pply input	
VDDP	44	Р	_		oply (5.0 V). Do not connect external loads. For bypass capacitors.	
VDDC	42	Р	-	0.9 V during	y (1.5 V during Active Mode, g Stop Mode). Do not connect external loads. For ss capacitor.	
VDDEXT	45	Р	_	External vo	Itage supply output (5.0 V, 20 mA)	
GNDLS	13	Р	_	Low-side g	round LS1, LS2	
GNDP	19, 30	Р	_	Core supply	y ground	
GNDA	43	Р	_	Analog sup	ply ground	
GNDLIN	2	Р	_	LIN ground		
Monitor Input	ts					
MON1	5	I	I	High Voltage Monitor Input 1		
MON2	6	I	I	High Voltage Monitor Input 2		
MON3	7	I	I	High Voltage Monitor Input 3		
MON4	8	I	I	High Voltage Monitor Input 4		
MON5	9	I	1	High Voltage Monitor Input 5		
High-Side Sw	vitch / Low-Side	Switch	Outputs	;		
LS1	11	0	Hi-Z	Low-Side s	witch output 1	
-		•				



 Table 2
 Pin Definitions and Functions (cont'd)

Symbol	71.		Reset State	Function	
LS2	12	0	Hi-Z	Low-Side Switch output 2	
HS1	3	0	Hi-Z	High-Side Switch output 1	
HS2	4	0	Hi-Z	High-Side Switch output 2	
LIN Interface					
LIN	1	I/O	PU	LIN bus interface input/output	
Others					
TMS	18	I	I/PD	TMS test mode select input SWD_IO Serial Wire Debug input/output	
RESET	21	I/O	I/O/PU	Reset input/output, not available during Sleep Mode	
VBAT_SENSE	48	I	I	Battery supply voltage sense input	
N.C.	10, 27, 28, 29, 38, 40, 41, 46	_	_	Not connected, can be connected to GND	
EP	_	_	_	Exposed Pad, connect to GND	

<sup>1)</sup> configurable by user

Data Sheet 14 Rev. 1.0, 2016-05-06



**Modes of Operation** 

## 4 Modes of Operation

This highly integrated circuit contains analog and digital functional blocks. For system and interface control an embedded 32-Bit Cortex-M0 microcontroller is included. For internal and external power supply purposes, on-chip low drop-out regulators are existent. An internal oscillator (no external components necessary) provides a cost effective and suitable clock in particular for LIN slave nodes. As communication interface, a LIN transceiver and several High Voltage Monitor Inputs with adjustable threshold and filters are available. Furthermore two High-Sides Switches (e.g. for driving LEDs or powering of switches), two low-side switches (e.g. for relays) and several general purpose input/outputs (GPIO) with pulse-width modulation (PWM) capabilities are available.

The Micro Controller Unit supervision and system protection including reset feature is controlled by a programmable window watchdog. A cyclic wake-up circuit, supply voltage supervision and integrated temperature sensors are available on-chip.

All relevant modules offer power saving modes in order to support terminal 30 connected automotive applications. A wake-up from the power saving mode is possible via a LIN bus message, via the monitoring inputs or repetitive with a programmable time period (cyclic wake-up).

The integrated circuit is available in a package with 0.5 mm pitch and is designed to withstand the challenging conditions of automotive applications.

The TLE9845QX has several operational modes mainly to support low power consumption requirements. The low power modes and state transitions are depicted in **Figure 3** below.




Figure 3 Power Control State Diagram



**Modes of Operation** 

#### **Reset Mode**

The Reset Mode is a transition mode e.g. during power-up of the device after a power-on reset. In this mode the on-chip power supplies are enabled and all other modules are initialized. Once the core supply VDDC is stable, the Active Mode is entered. In case the watchdog timer WDT1 fails for more than four times, a fail-safe transition to the Sleep Mode is done.

#### **Active Mode**

In Active Mode all modules are activated and the TLE9845QX is fully operational.

#### **Stop Mode**

The Stop Mode is one out of two major low power modes. The transition to the low power modes is done by setting the respective Bits in the mode control register. In Stop Mode the embedded microcontroller is still powered allowing faster wake-up reaction times, but not clocked. A wake-up from this mode is possible by LIN bus activity, the High Voltage Monitor Input pins or the respective 5V GPIOs.

#### Sleep Mode

The Sleep Mode is a major low-power mode. The transition to the low-power modes is done by setting the respective Bits in the Micro Controller Unit mode control register. The sleep time is configurable. In Sleep Mode the embedded microcontroller power supply is deactivated, allowing the lowest system power consumption, but the wake-up time is longer compared to the Stop Mode. In this mode a 64 bit wide buffer for data storage is available. A wake-up from this mode is possible by LIN bus activity or the High Voltage Monitor Input pins and cyclic wake. A wake-up from Sleep Mode behaves similar to a power-on reset. While changing into Sleep Mode, no incoming wake-requests are lost (i.e. no dead-time). It is possible to enter sleep-mode even with LIN dominant.

#### Cyclic Wake-up Mode

The cyclic wake-up mode is a special operating mode of the Sleep Mode and the Stop Mode. The transition to the cyclic wake-up mode is done by first setting the respective Bits in the mode control register followed by the SLEEP or STOP command. Additional to the cyclic wake-up behavior (wake-up after a programmable time period), the wake-up sources of the normal Stop Mode and Sleep Mode are available.

#### **Cyclic Sense Mode**

The cyclic sense mode is a special operating mode of the Sleep Mode and the Stop Mode. The transition to the cyclic sense mode is done by first setting the respective Bits in the mode control register followed by the STOP or SLEEP command. In cyclic sense mode the High-Side Switch can be switched on periodically for biasing some switches for example. The wake-up condition is configurable, when the sense result of defined monitor inputs at a window of interest changed compared to the previous wake-up period or reached a defined state respectively. In this case the Active Mode is entered immediately.

The following table shows the possible power mode configurations of each major module or function respectively.

Table 3 Power Mode Configurations

Module/function	<b>Active Mode</b>	Sleep Mode	Stop Mode	Comment
VPRE, VDDP, VDDC	ON	OFF	ON	_
VDDEXT	ON/OFF	OFF	cyclic ON/OFF	_
HSx	ON/OFF	cyclic ON/OFF	cyclic ON/OFF	cyclic sense
LSx	ON/OFF	OFF	OFF	_
LIN TRx	ON/OFF	wake-up only / OFF	wake-up only/ OFF	_



**Modes of Operation** 

Table 3 Power Mode Configurations (cont'd)

Module/function	<b>Active Mode</b>	Sleep Mode	Stop Mode	Comment
MONx (wake-up)	n.a.	disabled/static/ cyclic	disabled/static/ cyclic	cyclic: combined with HS=on
MONx (measurement)	ON/OFF	OFF	OFF	available on all channels
VS sense	ON/OFF brownout detection	brownout detection	brownout detection	brownout det. done in PCU
VBAT_SENSE	ON/OFF	OFF	OFF	_
GPIO 5V	ON	OFF	ON	_
WDT1	ON	OFF	OFF	_
CYCLIC WAKE	n.a.	cyclic wake-up/ cyclic sense/OFF	cyclic wake-up/ cyclic sense/OFF	cyclic sense with HS; wake-up needs MC for enter Sleep Mode again
Measurement	ON <sup>1)</sup>	OFF	OFF	_
Micro Controller Unit	ON/slow- down/STOP	OFF	OFF	_
CLOCK GEN (MC)	ON	OFF	OFF	_
LP_CLK (f <sub>LP_CLK</sub> )	ON	OFF	OFF	WDT1
LP_CLK2 (f <sub>LP_CLK2</sub> )	ON	ON	ON	for cyclic wake-up

<sup>1)</sup> May not be switched off due to safety reasons

#### **Wake-up Source Prioritization**

All wake-up sources have the same priority. In order to handle the asynchronous nature of the wake-up sources, the first wake-up signal will initiate the wake-up sequence. Nevertheless all wake-up sources are latched in order to provide all wake-up events to the application software. The software can clear the wake-up source flags. It is ensured, that no wake-up event is lost.

As default wake-up sources, MON inputs and cyclic wake are activated after power-on reset, LIN is disabled as wake-up source by default.

#### Wake-up Levels and Transitions

The wake-up can be triggered by rising, falling or both signal edges for each monitor input individually.



## 5 Power Management Unit (PMU)

#### 5.1 Features

- · System modes control (startup, sleep, stop and active)
- Power management (cyclic wake)
- Control of system voltage regulators with diagnosis (overload, short, overvoltage)
- Fail safe mode detection and operation in case of system errors (watchdog fail)
- Wake-up sources configuration and management (LIN, MON, GPIOs)
- System error logging

#### 5.2 Introduction

The purpose of the power management unit is to ensure the fail safe behavior of the system IC. Therefore the power management unit controls all system modes including the corresponding transitions. The power management unit is responsible for generating all needed voltage supplies for the embedded MCU (VDDC, VDDP) and the external supply (VDDEXT). Additionally, the PMU provides well defined sequences for the system mode transitions and generates hierarchical reset priorities. The reset priorities control the reset behavior of all system functionalities especially the reset behavior of the embedded MCU. All these functions are controlled by finite state machines. The system master functionality of the PMU requires the generation of an independent logic supply and system clock. Therefore the PMU has a module internal logic supply and system clock which works independently of the MCU clock.

Data Sheet 18 Rev. 1.0, 2016-05-06



## 5.2.1 Block Diagram

The following figure shows the structure of the Power Management Unit. **Table 4** describes the submodules more detailed.




Figure 4 Power Management Unit Block Diagram

Table 4 Description of PMU Submodules

Mod. Name	Modules	Functions
Power Down Supply	Independent Supply Voltage Generation for PMU	This supply is dedicated to the PMU to ensure an independent operation from generated power supplies (VDDP, VDDC).
$ \frac{LP\_CLK}{LP\_CLK} $	- Clock Source for all PMU submodules - Backup Clock Source for System - Clock Source for WDT1	This ultra low power oscillator generates the clock for the PMU. This clock is also used as backup clock for the system in case of PLL Clock failure and as independent clock source for WDT1.
	Clock Source for PMU	This ultra low power oscillator generates the clock for the PMU in Stop Mode and in the cyclic modes.
Peripherals	Peripheral Blocks of PMU	These blocks include the analog peripherals to ensure a stable and fail safe PMU startup and operation (bandgap, bias).



Table 4 Description of PMU Submodules (cont'd)

Mod. Name	Modules	Functions
Power Supply Generation Unit (PGU)	Voltage regulators for VDDP and VDDC	This block includes the voltage regulators for the pad supply (VDDP) and the core supply (VDDC).
VDDEXT	Voltage regulator for VDDEXT to supply external modules (e.g. Sensors)	This voltage regulator is a dedicated supply for external modules.
PMU-SFR	All PMU relevant Extended Special Function Registers	This module contains all PMU relevant registers, which are needed to control and monitor the PMU.
PMU-PCU	Power Control Unit of the PMU	This block is responsible for controlling all power related actions within the PGU Module. It also contains all regulator related diagnosis like under- and overvoltage detection, overcurrent and short circuit diagnoses.
PMU-WMU	Wake-up Management Unit of the PMU	This block is responsible for controlling all Wake-up related actions within the PMU Module.
PMU-CMU	Cyclic Management Unit of the PMU	This block is responsible for controlling all actions within cyclic mode.
PMU-RMU	Reset Management Unit of the PMU	This block generates resets triggered by the PMU like undervoltage or short circuit reset, and passes all resets to the relevant modules and their register. A reset status register with every reset source is available.



## 5.2.2 PMU Modes Overview

The following state diagram shows the available modes of the device.




Figure 5 Power Management Unit System Modes



## 5.3 Power Supply Generation (PGU)

## 5.3.1 Voltage Regulator 5.0V (VDDP)

This module represents the 5 V voltage regulator, which provides the pad supply for the parallel port pins and other 5 V analog functions (e.g. LIN Transceiver).

#### **Features**

- 5 V low-drop voltage regulator
- Overcurrent monitoring and shutdown with MCU signalling (Interrupt)
- Overvoltage monitoring with MCU signalling (Interrupt)
- Undervoltage monitoring with MCU signalling (Interrupt)
- Undervoltage monitoring with Reset (Undervoltage Reset,  $V_{\rm DDPUV}$ )
- Overtemperature shutdown with MCU signalling (Interrupt)
- · Pre-Regulator for VDDC Regulator
- GPIO Supply
- Pull Down Current Source at the output for Sleep Mode only (typ.5 mA)

The output capacitor  $C_{\text{VDDP}}$  is mandatory to ensure a proper regulator functionality.




Figure 6 Module Block Diagram of VDDP Voltage Regulator



## 5.3.2 Voltage Regulator 1.5V (VDDC)

This module represents the 1.5 V voltage regulator, which provides the supply for the microcontroller core, digital peripherals and other chip internal analog 1.5 V functions (e.g. ADC).

#### **Features**

- 1.5 V low-drop voltage regulator
- Overcurrent monitoring and Shutdown with MCU signalling (Interrupt)
- Overvoltage monitoring with MCU signalling (Interrupt)
- Undervoltage monitoring with MCU signalling (interrupt)
- Undervoltage monitoring with reset
- Overtemperature Shutdown with MCU signalling (Interrupt)
- Pull Down Current Source at the output for Sleep Mode only (typ. 100 μA)

The output capacitor  $C_{\mathrm{VDDC}}$  is mandatory to ensure a proper regulator functionality.




Figure 7 Module Block Diagram of VDDC Voltage Regulator



## 5.3.3 External Voltage Regulator 5.0V (VDDEXT)

This module represents the 5 V voltage regulator, which serves as a supply for external circuits. It can be used e.g. to supply an external sensor, LEDs or potentiometers.

#### **Features**

- Switchable (by software) +5 V, low-drop voltage regulator
- · Switch-on undervoltage blanking time in order to drive small capacitive loads
- Intrinsic current limitation
- Undervoltage monitoring and shutdown with MCU signalling (Interrupt)
- Overtemperature Shutdown with MCU signalling (Interrupt)
- Pull Down Current Source at the output for Sleep Mode only (typ. 100 μA)
- Cyclic sense option together with GPIOs
- Low current mode available to ensure reduced stop mode current consumption. In this mode current capability is reduced to I<sub>VDDEXT\_LCM</sub>

The output capacitor  $C_{\text{VDDEXT}}$  is mandatory to ensure a proper regulator functionality.




Figure 8 Module Block Diagram

## 5.3.4 Power-on Reset Concept




Figure 9 Power-on Reset Concept