

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









TLE9871QXA20

Microcontroller with PWM Interface and BLDC MOSFET Driver for Automotive Applications

BE-Step

Data Sheet

Rev. 1.0, 2015-04-30

Automotive Power



Table of Contents

1 1.1	Overview Abbreviations	
2	Block Diagram	10
3 3.1 3.2	Device Pinout and Pin Configuration	11
4	Modes of Operation	15
5 5.1 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3	Power Management Unit (PMU) Features Introduction Block Diagram PMU Modes Overview Power Supply Generation Unit (PGU) Voltage Regulator 5.0V (VDDP) Voltage Regulator 1.5V (VDDC) External Voltage Regulator 5.0V (VDDEXT)	18 19 21 22 22 23
6 6.1 6.2 6.2.1 6.3 6.3.1 6.3.2 6.3.2.1 6.3.2.2	System Control Unit - Digital Modules (SCU-DM) Features Introduction Block Diagram Clock Generation Unit Low Precision Clock High Precision Oscillator Circuit (OSC_HP) External Input Clock Mode External Crystal Mode	25 25 27 28 28 28
7 7.1 7.2 7.2.1	System Control Unit - Power Modules (SCU-PM) Features Introduction Block Diagram	30 30
8 8.1 8.2 8.2.1	ARM Cortex M3 Core Features Introduction Block Diagram	32 32
9 9.1 9.2 9.2.1 9.3 9.3.1	DMA Controller Features Introduction Block Diagram Functional Description DMA Mode Overview	34 35 35 36
10	Address Space Organization	37
11 11.1 11.2 11.2.1 11.3	Memory Control Unit Features Introduction Block Diagram NVM Module (Flash Memory)	38 38 38



12 12.1 12.2 12.2.1	Interrupt System Features Introduction Overview	40 40
13 13.1 13.2	Watchdog Timer (WDT1) Features Introduction	42
14 14.1 14.2	GPIO Ports and Peripheral I/O Features Introduction	44 44
14.2.1 14.2.2 14.3 14.3.1	Port 0 and Port 1 Port 2 TLE9871QXA20 Port Module Port 0	46 47 47
14.3.1.1 14.3.2 14.3.2.1 14.3.3	Port 0 Functions	49 49
14.3.3.1	Port 2 Functions	
15 15.1 15.1.1 15.1.2 15.2 15.2.1 15.2.2	General Purpose Timer Units (GPT12) Features Features Block GPT1 Features Block GPT2 Introduction Block Diagram GPT1 Block Diagram GPT2	52 52 52 52 53
16 16.1 16.2 16.2.1	Timer2 and Timer21 Features Introduction Timer2 and Timer21 Modes Overview	55 55
17 17.1 17.2 17.3 17.3.1	Timer3 Features Introduction Functional Description Timer3 Modes Overview	56 56 56
18 18.1 18.2 18.2.1	Capture/Compare Unit 6 (CCU6) Feature Set Overview Introduction Block Diagram	58 58
19 19.1 19.2 19.2.1 19.3	UART1/UART2 Features Introduction Block Diagram UART Modes	60 60 60
20 20.1 20.2 20.2.1	High Voltage PWM Interface Features Introduction Block Diagram	62 62



21 21.1 21.2 21.2.1	High-Speed Synchronous Serial Interface (SSC1/SSC2) Features Introduction Block Diagram	64 65
22 22.1 22.2 22.2.1 22.2.1.1	Measurement Unit Features Introduction Block Diagram Block Diagram BEMF Comparator	66 66 67
23 23.1 23.2 23.2.1 23.2.2	Measurement Core Module (incl. ADC2) Features Introduction Block Diagram Measurement Core Module Modes Overview	69 69
24 24.1 24.2 24.2.1	10-Bit Analog Digital Converter (ADC1) Features Introduction Block Diagram	71 71
25 25.1 25.2 25.2.1	High-Voltage Monitor Input Features Introduction Block Diagram	73 73
26 26.1 26.2 26.2.1 26.2.2	Bridge Driver (incl. Charge Pump) Features Introduction Block Diagram General	74 74 75
27 27.1 27.2 27.2.1	Current Sense Amplifier Features Introduction Block Diagram	76 76
28 28.1 28.2	Application Information BLDC Driver ESD Immunity According to IEC61000-4-2	77
29 29.1 29.1.1 29.1.2 29.1.3 29.1.4	Electrical Characteristics General Characteristics Absolute Maximum Ratings Functional Range Current Consumption Thermal Resistance	80 83 84 86
29.1.5 29.2 29.2.1 29.2.2 29.2.3 29.2.4	Timing Characteristics Power Management Unit (PMU) PMU I/O Supply (VDDP) Parameters PMU Core Supply (VDDC) Parameters VDDEXT Voltage Regulator (5.0V) Parameters VPRE Voltage Regulator (PMU Subblock) Parameters	87 87 89 90
29.2.4.1 29.2.5	Load Sharing Scenarios of VPRE Regulator	92

TLE9871QXA20



ackage Outlines	110
Package Outlines	110
Electrical Characteristics	117
Operational Amplifier	
Electrical Characteristics	113
Electrical Characteristics	112
High-Voltage Monitoring Input	112
Reserved	111
Electrical Characteristics ADC1 (10-Bit)	110
Electrical Characteristics VAREF	109
ADC1 - VAREF	
•	
•	
<u> </u>	
· ·	
·	
·	
	Electrical Characteristics VAREF Electrical Characteristics ADC1 (10-Bit) Reserved High-Voltage Monitoring Input Electrical Characteristics MOSFET Driver Electrical Characteristics Operational Amplifier Electrical Characteristics



Microcontroller with PWM Interface and BLDC MOSFET Driver for Automotive Applications

TLE9871QXA20





1 Overview

Summary of Features

- 32 bit ARM Cortex M3 Core
 - up to 24 MHz clock frequency
 - one clock per machine cycle architecture
- · On-chip memory
 - 36 kByte Flash including
 - 4 kByte EEPROM (emulated in Flash)
 - 1024 Byte 100 Time Programmable Memory (100TP)
 - 3 kByte RAM
 - Boot ROM for startup firmware and Flash routines
- On-chip OSC and PLL for clock generation
 - PLL loss-of-lock detection
- MOSFET driver including charge pump
- 10 general-purpose I/O Ports (GPIO)
- 5 analog inputs, 10-bit A/D Converter (ADC1)
- 16-bit timers GPT12, Timer 2, Timer 21 and Timer 3
- Capture/compare unit for PWM signal generation (CCU6)
- · 2 full duplex serial interfaces (UART)
- 2 synchronous serial channels (SSC)
- On-chip debug support via 2-wire SWD
- · Bidirectional PWM interface
- · 1 high voltage monitoring input
- Single power supply from 5.5 V to 27 V
- Extended power supply voltage range from 3 V to 28 V
- Low-dropout voltage regulators (LDO)
- · High speed operational amplifier for motor current sensing via shunt
- 5 V voltage supply for external loads (e.g. Hall sensor)
- Core logic supply at 1.5 V
- Programmable window watchdog (WDT1) with independent on-chip clock source
- Power saving modes
 - MCU slow-down Mode
 - Sleep Mode
 - Stop Mode
 - Cyclic wake-up Sleep Mode
- Power-on and undervoltage/brownout reset generator

S Infineon

VQFN-48-31

Туре	Package	Marking
TLE9871QXA20	VQFN-48-31	



Overview

- Overtemperature protection
- Short circuit protection
- Loss of clock detection with fail safe mode entry for low system power consumption
- Temperature Range T_J: -40 °C up to 150 °C
- Package VQFN-48 with LTI feature
- Green package (RoHS compliant)
- · AEC qualified



Overview

1.1 Abbreviations

The following acronyms and terms are used within this document. List see in Table 1.

Table 1 Acronyms

Acronyms	Name						
AHB	Advanced High-Performance Bus						
APB	Advanced Peripheral Bus						
CCU6	Capture Compare Unit 6						
CGU	Clock Generation Unit						
CMU	Cyclic Management Unit						
СР	Charge Pump for MOSFET driver						
CSA	Current Sense Amplifier						
DPP	Data Post Processing						
ECC	Error Correction Code						
EEPROM	Electrically Erasable Programmable Read Only Memory						
EIM	Exceptional Interrupt Measurement						
FSM	Finite State Machine						
GPIO	General Purpose Input Output						
H-Bridge	Half Bridge						
ICU	Interrupt Control Unit						
IEN	Interrupt Enable						
IIR	Infinite Impulse Response						
LDM	Load Instruction						
LDO	Low DropOut voltage regulator						
LSB	Least Significant Bit						
LTI	Lead Tip Inspection						
MCU	Micro Controller Unit						
MF	Measurement Functions						
MSB	Most Significant Bit						
MPU	Memory Protection Unit						
MRST	Master Receive Slave Transmit						
MTSR	Master Transmit Slave Receive						
MU	Measurement Unit						
NMI	Non Maskable Interrupt						
NVIC	Nested Vector Interrupt Controller						
NVM	Non-Volatile Memory						
OTP	One Time Programmable						
OSC	Oscillator						
PBA	Peripheral Bridge						
PCU	Power Control Unit						



Overview

Table 1 Acronyms

Acronyms	Name						
PD	Pull Down						
PGU	Power supply Generation Unit						
PLL	Phase Locked Loop						
PPB	Private Peripheral Bus						
PU	Pull Up						
PWM	Pulse Width Modulation						
RAM	Random Access Memory						
RCU	Reset Control Unit						
RMU	Reset Management Unit						
ROM	Read Only Memory						
SCU-DM	System Control Unit - Digital Modules						
SCU-PM	System Control Unit - Power Modules						
SFR	Special Function Register						
SOW	Short Open Window (for WDT)						
SPI	Serial Peripheral Interface						
SSC	Synchronous Serial Channel						
STM	Store Instruction						
SWD	ARM Serial Wire Debug						
TCCR	Temperature Compensation Control Register						
TMS	Test Mode Select						
TSD	Thermal Shut Down						
UART	Universal Asynchronous Receiver Transmitter						
VBG	Voltage reference Band Gap						
VCO	Voltage Controlled Oscillator						
VPRE	Pre Regulator						
WDT	Watchdog Timer in SCU-DM						
WDT1	Watchdog Timer in SCU-PM						
WMU	Wake-up Management Unit						
100TP	100 Time Programmable						



Block Diagram

2 Block Diagram




Figure 1 Block Diagram TLE9871QXA20



3 Device Pinout and Pin Configuration

3.1 Device Pinout




Figure 2 Device Pinout, TLE9871QXA20



3.2 Pin Configuration

After reset, all pins are configured as input (except supply pin) with one of the following settings:

- Pull-up device enabled only (PU)
- Pull-down device enabled only (PD)
- Input with both pull-up and pull-down devices disabled (I)
- Output with output stage deactivated = high impedance state (Hi-Z)

The functions and default states of the TLE9871QXA20 external pins are provided in the following table.

Type: indicates the pin type.

- I/O: Input or output
- I: Input only
- O: Output only
- P: Power supply

Not all alternate functions listed.

Table 2 Pin Definitions and Functions

Symbol	Pin Number	Туре	Reset State ¹⁾	Function		
P0				Port 0 Port 0 is a 5-bit bidirectional general purpose I/O port. Alternate functions can be assigned and are listed in the port description. Main function is listed below.		
P0.0	21	I/O	I/PU	SWD	Serial Wire Debug Clock	
P0.1	23	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 8	
P0.2	25	I/O	I/PD	GPIO	General Purpose IO Alternate function mapping see Table 8 Note: For a functional SWD connection this GPIO must be tied to zero!	
P0.3	24	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 8	
P0.4	18	I/O	I/PD	GPIO	General Purpose IO Alternate function mapping see Table 8	
P1				functions of	5-bit bidirectional general purpose I/O port. Alternate can be assigned and are listed in the Port description. pal functions are listed below.	
P1.0	15	I/O	1	GPIO	General Purpose IO Alternate function mapping see Table 9	
P1.1	16	I/O	1	GPIO	General Purpose IO Alternate function mapping see Table 9	
P1.2	17	I/O	1	GPIO	General Purpose IO Alternate function mapping see Table 9	
P1.3	26	I/O	I	GPIO	General Purpose IO, used for Inrush Transistor Alternate function mapping see Table 9	
P1.4	27	I/O	1	GPIO	General Purpose IO Alternate function mapping see Table 9	



 Table 2
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State ¹⁾	Function			
P2				Alternate f	5-bit general purpose input-only port. functions can be assigned and are listed in the Port n. Main function is listed below.		
P2.0/XTAL1	29	1/1	I	AN0	ADC analog input 0 Alternate function mapping see Table 10		
P2.2/XTAL2	30	I/O	I	AN2	ADC analog input 2 Alternate function mapping see Table 10		
P2.3	35	I	1	AN3	ADC analog input 3 Alternate function mapping see Table 10		
P2.4	32	I	1	AN4	ADC analog input 4 Alternate function mapping see Table 10		
P2.5	31	I	I	AN5	ADC analog input 5 Alternate function mapping see Table 10		
Power Supply	У	1					
VS	45	Р	_	Battery su	pply input		
VDDP	40	Р	_	²⁾ I/O port s	supply (5.0 V). Connect external buffer capacitor.		
VDDC	38	Р	_	³⁾ Core supply (1.5 V during Active Mode). Do not connect external loads, connect external buffer capacitor.			
VDDEXT	41	Р	_	External v	External voltage supply output (5.0 V, 20 mA)		
GND	19	Р	_	GND digita	al		
GND	28	Р	_	GND digita	al		
GND	39	Р	_	GND analog			
Monitor Input	t			-			
MON	14	I	_	High Volta	age Monitor Input		
PWM Interfac	е						
PWM_IO	43	I/O	_	PWM inter	rface input/output		
GND_PWM	42	Р	_	PWM grou	und		
Charge Pump)						
CP1H	48	Р	_	Charge Pu	ump Capacity 1 High, connect external C		
CP1L	1	Р	_	Charge Pu	ump Capacity 1 Low, connect external C		
CP2H	3	Р	_	Charge Pump Capacity 2 High, connect external C			
CP2L	4	Р	_	Charge Pump Capacity 2 Low, connect external C			
VCP	2	Р	_	Charge Pump Capacity			
VSD	47	Р	_	Battery supply input for Charge Pump			
MOSFET Driv	er						
VDH	44	Р	_	Voltage Drain High Side MOSFET Driver			
SH3	46	Р	_	Source High Side FET 3			
SH2	6	Р	_	Source High Side FET 2			



 Table 2
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State ¹⁾	Function		
GH2	7	Р	_	Gate High Side FET 2		
SH1	8	Р	_	Source High Side FET 1		
GH1	9	Р	_	Gate High Side FET 1		
SL	10	Р	_	Source Low Side FET		
GL2	12	Р	_	Gate Low Side FET 2		
GL1	13	Р	_	Gate Low Side FET 1		
GH3	5	Р	_	Gate High Side FET 3		
GL3	11	Р	_	Gate Low Side FET 3		
Others	<u> </u>	•				
GND_REF	33	Р	_	GND for VAREF		
VAREF	34	I/O	_	5V ADC1 reference voltage, optional buffer or input		
OP1	37	I	_	Negative operational amplifier input		
OP2	36	I	_	Positive operational amplifier input		
TMS	20	I I/O	I/PD	TMS Test Mode Select input SWD Serial Wire Debug input/output		
RESET	22	I/O	_	Reset input, not available during Sleep Mode		
EP	_	_	_	Exposed Pad, connect to GND		

¹⁾ Only valid for digital IOs

²⁾ Also named VDD5V.

³⁾ Also named VDD1V5.



Modes of Operation

4 Modes of Operation

This highly integrated circuit contains analog and digital functional blocks. An embedded 32-bit microcontroller is available for system and interface control. On-chip, low-dropout regulators are provided for internal and external power supply. An internal oscillator provides a cost effective clock that is particularly well suited for PWM communications. A PWM interface is available as a communication interface. Driver stages for a Motor Bridge or BLDC Motor Bridge with external MOSFET are integrated, featuring PWM capability, protection features and a charge pump for operation at low supply voltage. A 10-bit SAR ADC is implemented for high precision sensor measurement. An 8-bit ADC is used for diagnostic measurements.

The Micro Controller Unit (MCU) supervision and system protection (including a reset feature) is complemented by a programmable window watchdog. A cyclic wake-up circuit, supply voltage supervision and integrated temperature sensors are available on-chip.

All relevant modules offer power saving modes in order to support automotive applications connected to terminal 30. A wake-up from power-save mode is possible via a PWM interface, via the monitoring input or using a programmable time period (cyclic wake-up).

Featuring LTI, the integrated circuit is available in a VQFN-48-31 package with 0.5 mm pitch, and is designed to withstand the severe conditions of automotive applications.

The TLE9871QXA20 has several operation modes mainly to support low power consumption requirements.

Reset Mode

The Reset Mode is a transition mode used e.g. during power-up of the device after a power-on reset, or after wake-up from Sleep Mode. In this mode, the on-chip power supplies are enabled and all other modules are initialized. Once the core supply VDDC is stable, the device enters Active Mode. If the watchdog timer WDT1 fails more than four times, the device performs a fail-safe transition to Sleep Mode.

Active Mode

In Active Mode, all modules are activated and the TLE9871QXA20 is fully operational.

Stop Mode

Stop Mode is one of two major low power modes. The transition to the low power modes is performed by setting the corresponding bits in the mode control register. In Stop Mode the embedded microcontroller is still powered, allowing faster wake-up response times. Wake-up from this mode is possible through PWM interface bus activity, by using the high-voltage monitoring pin or the corresponding 5V GPIOs.

Stop Mode with Cyclic Wake-Up

The Cyclic Wake-Up Mode is a special operating mode of the Stop Mode. The transition to the Cyclic Wake-Up Mode is done by first setting the corresponding bits in the mode control register followed by the Stop Mode command. In addition to the cyclic wake-up behavior (wake-up after a programmable time period), asynchronous wake events via the activated sources (PWM interface and/or MON) are available, as in normal Stop Mode.

Sleep Mode

The Sleep Mode is a low-power mode. The transition to the low-power mode is done by setting the corresponding bits in the MCU mode control register or in case of failure, see below. In Sleep Mode the embedded microcontroller power supply is deactivated allowing the lowest system power consumption. A wake-up from this mode is possible by PWM Interface activity, the High Voltage Monitor Input pin or Cyclic Wake-up.

Sleep Mode in Case of Failure

Data Sheet 15 Rev. 1.0, 2015-04-30



Modes of Operation

Sleep Mode is activated after 5 consecutive watchdog failures or in case of supply failure (5 times). In this case, MON is enabled as the wake source and Cyclic Wake-Up is activated with 1s of wake time.

Sleep Mode with Cyclic Wake-Up

The Cyclic Wake-Up Mode is a special operating mode of the Sleep Mode. The transition to Cyclic Wake-Up Mode is performed by first setting the corresponding bits in the mode control register followed by the Sleep and Stop Mode command. In addition to the cyclic wake-up behavior (wake-up after a programmable time period), asynchronous wake events via the activated sources (PWM interface and/or MON) are available, as in normal Sleep Mode.

When using Sleep Mode with cyclic wake-up the voltage regulator is switched off and started again with the wake. A limited number of registers is buffered during sleep, and can be used by SW e.g. for counting sleep/wake cycles.

MCU Slow Down Mode

In MCU Slow Down Mode the MCU frequency is reduced for saving power during operation. PWM communication is still possible. LS MOSFET can be activated.

Wake-Up Source Prioritization

All wake-up sources have the same priority. In order to handle the asynchronous nature of the wake-up sources, the first wake-up signal will initiate the wake-up sequence. Nevertheless all wake-up sources are latched in order to provide all wake-up events to the application software. The software can clear the wake-up source flags. This is to ensure that no wake-up event is lost.

As default wake-up source, the MON input is activated after power-on reset only. Additionally, the device is in Cyclic Wake-Up Mode with the max. configurable dead time setting.

The following table shows the possible power mode configurations including the Stop Mode.

Table 3 Power Mode Configurations

Module/Function	Active Mode	Stop Mode	Sleep Mode	Comment	
VDDEXT	ON/OFF	ON (no dynamic load)/OFF	OFF	-	
Bridge Driver	ON/OFF	OFF	OFF		
PWM TRx ON/OFF		wake-up only/ OFF	wake-up only/ OFF	_	
VS sense	ON/OFF brownout detection	brownout detection	POR on VS	brownout det. done in PCU	
GPIO 5V (wake-up)	n.a.	disabled/static	OFF	_	
GPIO 5V (active)	ON	ON	OFF	_	
WDT1	ON	OFF	OFF	_	
CYCLIC WAKE	n.a.	cyclic wake-up/ cyclic sense/OFF	cyclic wake-up/ OFF	-	
Measurement	ON ¹⁾	OFF	OFF	_	
MCU ON/slow-down/STOP		STOP ²⁾	OFF	-	
CLOCK GEN (MC)	ON	OFF	OFF	_	

Data Sheet 16 Rev. 1.0, 2015-04-30



Modes of Operation

Table 3 Power Mode Configurations (cont'd)

Module/Function	Active Mode	Stop Mode	Sleep Mode	Comment
LP_CLK (18 MHz)	ON	OFF	OFF	WDT1
LP_CLK2 (100 kHz)	ON/OFF	ON/OFF	ON/OFF	for cyclic wake-up

¹⁾ May not be switched off due to safety reasons

Wake-Up Levels and Transitions

The wake-up can be triggered by rising, falling or both signal edges for the monitor input, by PWM interface or by cyclic wake-up.

Data Sheet 17 Rev. 1.0, 2015-04-30

²⁾ MC PLL clock disabled, MC supply reduced to 0.9 V



5 Power Management Unit (PMU)

5.1 Features

- · System modes control (startup, sleep, stop and active)
- Power management (cyclic wake-up)
- Control of system voltage regulators with diagnosis (overload, short, over-voltage)
- · Fail safe mode detection and operation in case of system errors (watchdog fail)
- Wake-up sources configuration and management (PWM Interface, MON, GPIOs)
- · System error logging

5.2 Introduction

The power management unit is responsible for generating all required voltage supplies for the embedded MCU (VDDC, VDDP) and the external supply (VDDEXT). The power management unit is designed to ensure fail-safe behavior of the system IC by controlling all system modes including the corresponding transitions. Additionally, the PMU provides well defined sequences for the system mode transitions and generates hierarchical reset priorities. The reset priorities control the reset behavior of all system functionalities especially the reset behavior of the embedded MCU. All these functions are controlled by a state machine. The system master functionality of the PMU make use of an independent logic supply and system clock. For this reason, the PMU has an "Internal logic supply and system clock" module which works independently of the MCU clock.

Data Sheet 18 Rev. 1.0, 2015-04-30



5.2.1 Block Diagram

The following figure shows the structure of the Power Management Unit. **Table 4** describes the submodules in more detail.




Figure 3 Power Management Unit Block Diagram

Table 4 Description of PMU Submodules

Mod. Name	Modules	Functions
Power Down Supply	Independent supply voltage generation for PMU	This supply is dedicated to the PMU to ensure an independent operation from generated power supplies (VDDP, VDDC).
LP_CLK (= 18 MHz)	- Clock source for all PMU submodules - Backup clock source for System - Clock source for WDT1	This ultra low power oscillator generates the clock for the PMU. This clock is also used as backup clock for the system in case of PLL Clock failure and as an independent clock source for WDT1.
LP_CLK2 (= 100 kHz)	Clock source for PMU	This ultra low power oscillator generates the clock for the PMU in Stop Mode and in the cyclic modes.
Peripherals	Peripheral blocks of PMU	These blocks include the analog peripherals to ensure a stable and fail-safe PMU startup and operation (bandgap, bias).



Table 4 Description of PMU Submodules (cont'd)

Mod. Name	Modules	Functions
Power Supply Generation Unit (PGU)	Voltage regulators for VDDP and VDDC	This block includes the voltage regulators for the pad supply (VDDP) and the core supply (VDDC).
VDDEXT	Voltage regulator for VDDEXT to supply external modules (e.g. Sensors)	This voltage regulator is a dedicated supply for external modules and can also be used for cyclic sense operations (e.g. with hall sensor).
PMU-SFR	All Extended Special Function registers that are relevant to the PMU.	This module contains all registers needed to control and monitor the PMU.
PMU-PCU	Power Control Unit of the PMU	This block is responsible for controlling all power related actions within the PGU Module. It also contains all regulator related diagnostics such as undervoltage and overvoltage detection as well as overcurrent and short circuit diagnostics.
PMU-WMU	Wake-Up Management Unit of the PMU	This block is responsible for controlling all wake-up related actions within the PMU Module.
PMU-CMU	Cyclic Management Unit of the PMU	This block is responsible for controlling all actions in cyclic mode.
PMU-RMU	Reset Management Unit of the PMU	This block generates resets triggered by the PMU such as undervoltage or short circuit reset, and passes all resets to the relevant modules and their register.



5.2.2 PMU Modes Overview

The following state diagram shows the available modes of the device.




Figure 4 Power Management Unit System Modes



5.3 Power Supply Generation Unit (PGU)

5.3.1 Voltage Regulator 5.0V (VDDP)

This module represents the 5 V voltage regulator, which provides the pad supply for the parallel port pins and other 5 V analog functions (e.g. PWM Interface).

Features

- · 5 V low-drop voltage regulator
- Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with reset (Undervoltage Reset, $V_{\rm DDPUV}$)
- Pre-Regulator for VDDC Regulator
- GPIO Supply
- Pull Down Current Source at the output for Sleep Mode only (typ. 5 mA)

The output capacitor C_{VDDP} is mandatory to ensure proper regulator functionality.




Figure 5 Module Block Diagram of VDDP Voltage Regulator



5.3.2 Voltage Regulator 1.5V (VDDC)

This module represents the 1.5 V voltage regulator, which provides the supply for the microcontroller core, the digital peripherals and other internal analog 1.5 V functions (e.g. ADC2) of the chip. To further reduce the current consumption of the MCU during Stop Mode the output voltage can be lowered to 0.9 V.

Features

- 1.5 V low-drop voltage regulator
- · Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- · Undervoltage monitoring with reset
- Pull Down Current Source at the output for Sleep Mode only (typ. 100 μA)

The output capacitor C_{VDDC} is mandatory to ensure a proper regulator functionality.




Figure 6 Module Block Diagram of VDDC Voltage Regulator



5.3.3 External Voltage Regulator 5.0V (VDDEXT)

This module represents the 5 V voltage regulator, which serves as a supply for external circuits. It can be used e.g. to supply an external sensor, LEDs or potentiometers.

Features

- Switchable +5 V, low-drop voltage regulator
- · Switch-on overcurrent blanking time in order to drive small capacitive loads
- Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- Pull Down current source at the output for Sleep Mode only (typ. 100 μA)
- Cyclic sense option together with GPIOs

The output capacitor C_{VDDEXT} is mandatory to ensure a proper regulator functionality.




Figure 7 Module Block Diagram of External Voltage Regulator



System Control Unit - Digital Modules (SCU-DM)

6 System Control Unit - Digital Modules (SCU-DM)

6.1 Features

- · Flexible clock configuration features
- · Reset management of all system resets
- System modes control for all power modes (active, power down, sleep)
- Interrupt enabling for many system peripherals
- General purpose input output control
- Debug mode control of system peripherals

6.2 Introduction

The System Control Unit (SCU) supports all central control tasks in the TLE9871QXA20. The SCU is made up of the following sub-modules:

- Clock System and Control
- Reset Control
- Power Management
- Interrupt Management
- General Port Control
- Flexible Peripheral Management
- Module Suspend Control
- · Watchdog Timer
- · Error Detection and Correction in Data Memory
- Miscellaneous Control

Data Sheet 25 Rev. 1.0, 2015-04-30