



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Angle Sensor

GMR-Based Angle Sensor

## TLI5012B E1000

### Data Sheet

Rev. 1.1, 2015-09

Sense & Control



**Revision History**

Page or Item	Subjects (major changes since previous revision)
<b>Rev. 1.1, 2015-09</b>	
Chapter 1.4	Disclaimer modified

**Trademarks of Infineon Technologies AG**

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EconoPACK™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I<sup>2</sup>RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

**Other Trademarks**

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, μVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-ig™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

## Table of Contents

	<b>Table of Contents</b> .....	4
	<b>List of Figures</b> .....	6
	<b>List of Tables</b> .....	7
<b>1</b>	<b>Product Description</b> .....	8
1.1	Overview .....	8
1.2	Features .....	9
1.3	Application Example .....	9
1.4	Disclaimer .....	9
<b>2</b>	<b>Functional Description</b> .....	10
2.1	Block Diagram .....	10
2.2	Functional Block Description .....	10
2.2.1	Internal Power Supply .....	10
2.2.2	Oscillator and PLL .....	10
2.2.3	SD-ADC .....	11
2.2.4	Digital Signal Processing Unit .....	11
2.2.5	Interfaces .....	11
2.3	Sensing Principle .....	11
2.4	Pin Configuration .....	13
2.5	Pin Description .....	13
<b>3</b>	<b>Application Circuits</b> .....	14
<b>4</b>	<b>Specification</b> .....	16
4.1	Absolute Maximum Ratings .....	16
4.2	Operating Range .....	16
4.3	Characteristics .....	18
4.3.1	Input/Output characteristics .....	18
4.3.2	ESD Protection .....	20
4.3.3	GMR Parameters .....	20
4.3.4	Angle Performance .....	21
4.3.5	Signal Processing .....	22
4.3.6	Clock Supply (CLK Timing Definition) .....	24
4.3.6.1	External clock operation .....	24
4.4	Interfaces .....	25
4.4.1	Incremental Interface (IIF) .....	25
4.4.2	Synchronous Serial Communication (SSC) .....	27
4.4.2.1	SSC Timing Definition .....	27
4.4.2.2	SSC Data Transfer .....	28
4.4.3	Supply Monitoring .....	32
4.4.3.1	Internal Supply Voltage Comparators .....	32
4.4.3.2	V <sub>DD</sub> Overvoltage Detection .....	32
4.4.3.3	GND - Off Comparator .....	32
4.4.3.4	V <sub>DD</sub> - Off Comparator .....	33
<b>5</b>	<b>Package Information</b> .....	34
5.1	Package Parameters .....	34
5.2	Package Outline .....	34
5.3	Footprint .....	35
5.4	Packing .....	36

5.5 Marking ..... 36

## List of Figures

Figure 1-1	PG-DSO-8 package . . . . .	8
Figure 2-1	TLI5012B E1000 block diagram . . . . .	10
Figure 2-2	Sensitive bridges of the GMR sensor (not to scale) . . . . .	12
Figure 2-3	Ideal output of the GMR sensor bridges . . . . .	12
Figure 2-4	Pin configuration (top view) . . . . .	13
Figure 3-1	Application circuit for TLI5012B E1000 with IIF interface and SSC (using internal CLK) . . . . .	14
Figure 3-2	SSC configuration in sensor-slave mode with push-pull outputs (high-speed application) . . . . .	15
Figure 3-3	SSC configuration in sensor-slave mode and open-drain (bus systems) . . . . .	15
Figure 4-1	Allowed magnetic field range as function of junction temperature . . . . .	17
Figure 4-2	Offset and amplitude definition . . . . .	20
Figure 4-3	Additional angle error for temperature changes above 5 Kelvin within 1.5 revolutions . . . . .	21
Figure 4-4	Signal path . . . . .	22
Figure 4-5	Delay of sensor output . . . . .	22
Figure 4-6	External CLK timing definition . . . . .	24
Figure 4-7	Incremental interface with A/B mode . . . . .	25
Figure 4-8	Incremental interface with Step/Direction mode . . . . .	25
Figure 4-9	SSC timing . . . . .	27
Figure 4-10	SSC data transfer (data-read example) . . . . .	28
Figure 4-11	SSC data transfer (data-write example) . . . . .	28
Figure 4-12	SSC bit ordering (read example) . . . . .	30
Figure 4-13	Update of update registers . . . . .	30
Figure 4-14	Fast CRC polynomial division circuit . . . . .	31
Figure 4-15	Overvoltage comparator . . . . .	32
Figure 4-16	GND - off comparator . . . . .	33
Figure 4-17	V <sub>DD</sub> - off comparator . . . . .	33
Figure 5-1	PG-DSO-8 package dimension . . . . .	34
Figure 5-2	Position of sensing element . . . . .	35
Figure 5-3	Footprint of PG-DSO-8 . . . . .	35
Figure 5-4	Tape and Reel . . . . .	36

## List of Tables

Table 1-1	Derivate Ordering codes . . . . .	8
Table 2-1	Pin Description . . . . .	13
Table 4-1	Absolute maximum ratings . . . . .	16
Table 4-2	Operating range and parameters . . . . .	16
Table 4-3	Input voltage and output currents . . . . .	18
Table 4-4	Driver strength characteristic . . . . .	18
Table 4-5	Electrical parameters for $4.5\text{ V} < V_{DD} < 5.5\text{ V}$ . . . . .	19
Table 4-6	Electrical parameters for $3.0\text{ V} < V_{DD} < 3.6\text{ V}$ . . . . .	19
Table 4-7	ESD protection . . . . .	20
Table 4-8	Basic GMR parameters . . . . .	20
Table 4-9	Angle performance . . . . .	21
Table 4-10	Signal processing . . . . .	23
Table 4-11	Internal clock timing specification . . . . .	24
Table 4-12	External Clock Specification . . . . .	24
Table 4-13	Incremental Interface . . . . .	26
Table 4-14	SSC push-pull timing specification . . . . .	27
Table 4-15	SSC open-drain timing specification . . . . .	28
Table 4-16	Structure of the Command Word . . . . .	29
Table 4-17	Structure of the Safety Word . . . . .	29
Table 4-18	Bit Types . . . . .	30
Table 4-19	Test comparator threshold voltages . . . . .	32
Table 5-1	Package Parameters . . . . .	34
Table 5-2	Sensor IC placement tolerances in package . . . . .	35



# 1 Product Description




Figure 1-1 PG-DSO-8 package

## 1.1 Overview

The TLI5012B E1000 is a 360° angle sensor that detects the orientation of a magnetic field. This is achieved by measuring sine and cosine angle components with monolithic integrated Giant Magneto Resistance (iGMR) elements. These raw signals (sine and cosine) are digitally processed internally to calculate the angle orientation of the magnetic field (magnet).

The TLI5012B E1000 is a pre-calibrated sensor. The calibration parameters are stored in laser fuses. At start-up the values of the fuses are written into flip-flops, where these values can be changed by the application-specific parameters. Further precision of the angle measurement over a wide temperature range and a long lifetime are improved with the internal autocalibration algorithm.

Data communications are accomplished with a bi-directional Synchronous Serial Communication (SSC) that is SPI-compatible. The sensor configuration is stored in registers, which are accessible by the SSC interface. Additionally the TLI5012B E1000 has Incremental Interface (IIF),

Table 1-1 Derivate Ordering codes

Product Type	Marking	Ordering Code	Package
TLI5012B E1000	I12B1000	SP001415550	PG-DSO-8

## 1.2 Features

The TLI5012B E1000 has the following features and pre-configuration. The configuration can be changed via SSC interface.

- **Giant Magneto Resistance (GMR)**-based principle.
- Integrated magnetic field sensing for angle measurement.
- 360° angle measurement with revolution counter and angle speed measurement.
- Max. 1.9° angle error over lifetime and temperature-range with activated auto-calibration
- Synchronous Serial Communication (SSC) with 15 bit representation of absolute angle value (0.01° resolution)
- Incremental Interface (IIF) with 12 bit resolution of angle value on the output (one count per 0.088° angle step).
- Incremental Interface (IIF) in A/B mode with absolute count enabled (provides absolute value at output)
- Fast angle update period (42.7µs).
- Autocalibration mode 1 enabled.
- Prediction disabled.
- Hysteresis set to 0.703°.
- Bus mode operation of multiple sensors on one line is possible with SSC in open-drain configuration.
- Diagnostic functions and status information.
- IFA/IFB/IFC pins set to push-pull output.
- Bi-directional SSC interface. DATA pin set to push-pull output with 8Mbit/s baud rate (2Mbit/s in open-drain).
- IFA/IFB/IFC pins set to strong driver, DATA pin set to strong driver, fast edge.
- Voltage spike filter on input pads disabled.
- Two separate highly accurate single bit SD-ADC.
- RoHS compliant (Pb-free package).
- Halogen-free.

## 1.3 Application Example

The TLI5012B E1000 GMR-based angle sensor is designed for angular position sensing in industrial and consumer applications such as electrical commutated motor (e.g. BLDC), fans or pumps.

## 1.4 Disclaimer

The qualification of this product is based on JEDEC JESD47 and may reference existing qualification results of similar products. Such referring is justified by the structural similarity of the products. The product is not qualified and manufactured according to the requirements of Infineon Technologies with regard to automotive applications.

## 2 Functional Description

### 2.1 Block Diagram




Figure 2-1 TLI5012B E1000 block diagram

### 2.2 Functional Block Description

#### 2.2.1 Internal Power Supply

The internal stages of the TLI5012B E1000 are supplied with several voltage regulators:

- GMR Voltage Regulator, VRG
- Analog Voltage Regulator, VRA
- Digital Voltage Regulator, VRD (derived from VRA)

These regulators are directly connected to the supply voltage  $V_{DD}$ .

#### 2.2.2 Oscillator and PLL

The digital clock of the TLI5012B E1000 is given by the Phase-Locked Loop (PLL), which is by default fed by an internal oscillator. In order to synchronize the TLI5012B E1000 with other ICs in a system, the TLI5012B E1000

can be configured via SSC interface to use an external clock signal supplied on the IFC pin as source for the PLL, instead of the internal clock. External clock mode is only available in PWM or SPC interface configuration.

### 2.2.3 SD-ADC

The **Sigma-Delta Analog-Digital-Converters (SD-ADC)** transform the analog GMR voltages and temperature voltage into the digital domain.

### 2.2.4 Digital Signal Processing Unit

The Digital Signal Processing Unit (DSPU) contains the:

- **I**ntelligent **S**tate **M**achine (**ISM**), which does error compensation of offset, offset temperature drift, amplitude synchronicity and orthogonality of the raw signals from the GMR bridges, and performs additional features such as auto-calibration, prediction and angle speed calculation
- **C**Oordinate **R**otation **D**igital **C**omputer (**CORDIC**), which contains the trigonometric function for angle calculation
- **C**apture **C**ompare **U**nit (**CCU**), which is used to generate the PWM and SPC signals
- **R**andom **A**ccess **M**emory (**RAM**), which contains the configuration registers
- **L**aser **F**uses, which contain the calibration parameters for the error-compensation and the IC default configuration, which is loaded into the RAM at startup

### 2.2.5 Interfaces

Bi-directional communication with the TLI5012B E1000 is enabled by a three-wire SSC interface. In parallel to the SSC interface, an Incremental Interface (IIF) can be selected, which is available on the IFA, IFB, IFC pins.

## 2.3 Sensing Principle

The Giant Magneto Resistance (GMR) sensor is implemented using vertical integration. This means that the GMR-sensitive areas are integrated above the logic part of the TLI5012B E1000 device. These GMR elements change their resistance depending on the direction of the magnetic field.

Four individual GMR elements are connected to one Wheatstone sensor bridge. These GMR elements sense one of two components of the applied magnetic field:

- X component,  $V_x$  (cosine) or the
- Y component,  $V_y$  (sine)

With this full-bridge structure the maximum GMR signal is available and temperature effects cancel out each other.

In **Figure 2-2**, the arrows in the resistors represent the magnetic direction which is fixed in the reference layer. If the external magnetic field is parallel to the direction of the Reference Layer, the resistance is minimal. If they are anti-parallel, resistance is maximal.

The output signal of each bridge is only unambiguous over 180° between two maxima. Therefore two bridges are oriented orthogonally to each other to measure 360°.

With the trigonometric function ARCTAN2, the true 360° angle value is calculated out of the raw X and Y signals from the sensor bridges.




Figure 2-2 Sensitive bridges of the GMR sensor (not to scale)

**Attention:** Due to the rotational placement inaccuracy of the sensor IC in the package, the sensors 0° position may deviate by up to 3° from the package edge direction indicated in Figure 2-2.




Figure 2-3 Ideal output of the GMR sensor bridges

## 2.4 Pin Configuration




Figure 2-4 Pin configuration (top view)

## 2.5 Pin Description


Table 2-1 Pin Description

Pin No.	Symbol	In/Out	Function
1	IFC (IIF_IDX)	O	Interface C: IIF Index
2	SCK	I	SSC Clock
3	CSQ	I	SSC Chip Select
4	DATA	I/O	SSC Data
5	IFA (IIF_A)	O	Interface A: IIF Phase A
6	V <sub>DD</sub>	-	Supply Voltage
7	GND	-	Ground
8	IFB (IIF_B)	O	Interface B: IIF Phase B

### 3 Application Circuits

The application circuits in this chapter show the various communication possibilities of the TLI5012B E1000. The pin output mode configuration is device-specific and it can be either push-pull or open-drain. The bit IFAB\_OD (register IFAB, 0D<sub>H</sub>) indicates the output mode for the IFA, IFB and IFC pins. The SSC pins are by default push-pull (bit SSC\_OD, register MOD\_3, 09<sub>H</sub>).

**Figure 3-1** shows a basic block diagram of a TLI5012B E1000 with Incremental Interface and SSC configuration. The derivate TLI5012B E1000 is by default configured with push-pull IFA (IIF\_A), IFB (IIF\_B) and IFC (IIF\_IDX) pins.




**Figure 3-1 Application circuit for TLI5012B E1000 with IIF interface and SSC (using internal CLK)**

In case that the IFA, IFB and IFC pins are configured via the SSC interface as open-drain pins, three resistors (one for each line) between output line and V<sub>DD</sub> would be recommended (e.g. 2.2kΩ).

**Synchronous Serial Communication (SSC) configuration**


In **Figure 3-1** the SSC interface has the default push-pull configuration (see details in **Figure 3-2**). Series resistors on the DATA, SCK (serial clock signal) and CSQ (chip select) lines are recommended to limit the current in the erroneous case that either the sensor pushes high and the microcontroller pulls low at the same time or vice versa. The resistors in the SCK and CSQ lines are only necessary in case of disturbances or noise.



**Figure 3-2 SSC configuration in sensor-slave mode with push-pull outputs (high-speed application)**

It is also possible to use an open-drain setup for the DATA, SCK and CSQ lines. This setup is designed to communicate with a microcontroller in a bus system, together with other SSC slaves (e.g. two TLI5012B E1000 devices for redundancy reasons). This mode can be activated using the bit SSC\_OD.

The open-drain configuration can be seen in **Figure 3-3**. Series resistors on the DATA, SCK, and CSQ lines are recommended to limit the current in case either the microcontroller or the sensor are accidentally switched to push-pull. A pull-up resistor of typ. 1 kΩ is required on the DATA line.



**Figure 3-3 SSC configuration in sensor-slave mode and open-drain (bus systems)**



## 4 Specification

### 4.1 Absolute Maximum Ratings

**Table 4-1 Absolute maximum ratings**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Voltage on $V_{DD}$ pin with respect to ground ( $V_{SS}$ )	$V_{DD}$	-0.5		6.5	V	Max 40 h/Lifetime
Voltage on any pin with respect to ground ( $V_{SS}$ )	$V_{IN}$	-0.5		6.5	V	
				$V_{DD} + 0.5$	V	
Junction temperature	$T_J$	-40		125	°C	
Magnetic field induction	B			200	mT	Max. 5 min @ $T_A = 25^\circ\text{C}$
				150	mT	Max. 5 h @ $T_A = 25^\circ\text{C}$
Storage temperature	$T_{ST}$	-40		125	°C	Without magnetic field

**Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the device.**

### 4.2 Operating Range

The following operating conditions must not be exceeded in order to ensure correct operation of the TLI5012B E1000. All parameters specified in the following sections refer to these operating conditions, unless otherwise noted. [Table 4-2](#) is valid for  $-40^\circ\text{C} < T_J < 125^\circ\text{C}$  unless otherwise noted.

**Table 4-2 Operating range and parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply voltage	$V_{DD}$	3.0	5.0	5.5	V	<sup>1)</sup>
Supply current	$I_{DD}$		14	16	mA	
Magnetic induction at $T_J = 25^\circ\text{C}^{2)3)}$	$B_{XY}$	30		50	mT	$-40^\circ\text{C} < T_J < 125^\circ\text{C}$
		30		60	mT	$-40^\circ\text{C} < T_J < 100^\circ\text{C}$
		30		70	mT	$-40^\circ\text{C} < T_J < 85^\circ\text{C}$
Extended magnetic induction range at $T_J = 25^\circ\text{C}^{2)3)}$	$B_{XY}$	25		30	mT	Additional angle error of $0.1^\circ$
Angle range	Ang	0		360	°	
POR level	$V_{POR}$	2.0		2.9	V	Power-on reset
POR hysteresis	$V_{PORhy}$		30		mV	


**Table 4-2 Operating range (cont'd) and parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Power-on time <sup>4)</sup>	$t_{Pon}$		5	7	ms	$V_{DD} > V_{DDmin}$
Fast Reset time <sup>5)</sup>	$t_{Rfast}$			0.5	ms	Fast reset is triggered by disabling startup BIST (S_BIST = 0), then enabling chip reset (AS_RST = 1)

- 1) Directly blocked with 100-nF ceramic capacitor
- 2) Values refer to a homogeneous magnetic field ( $B_{xy}$ ) without vertical magnetic induction ( $B_z = 0mT$ ).
- 3) See [Figure 4-1](#)
- 4) During “Power-on time,” write access is not permitted (except for the switch to External Clock which requires a readout as a confirmation that external clock is selected)
- 5) Not subject to production test - verified by design/characterization

The field strength of a magnet can be selected within the colored area of [Figure 4-1](#). By limitation of the junction temperature, a higher magnetic field can be applied. In case of a maximum temperature  $T_j = 100^\circ C$ , a magnet with up to 60mT at  $T_j = 25^\circ C$  is allowed.

It is also possible to widen the magnetic field range for higher temperatures. In that case, additional angle errors have to be considered.



**Figure 4-1 Allowed magnetic field range as function of junction temperature.**

## 4.3 Characteristics

### 4.3.1 Input/Output characteristics

The indicated parameters apply to the full operating range, unless otherwise specified. The typical values correspond to a supply voltage  $V_{DD} = 5.0\text{ V}$  and  $25\text{ °C}$ , unless individually specified. All other values correspond to  $-40\text{ °C} < T_J < 125\text{ °C}$ .

Within the register MOD\_3, the driver strength and the slope for push-pull communication can be varied depending on the sensor output. The driver strength is specified in [Table 4-3](#) and the slope fall and rise time in [Table 4-4](#).

**Table 4-3 Input voltage and output currents**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input voltage	$V_{IN}$	-0.3		5.5	V	
				$V_{DD} + 0.3$	V	
Output current (DATA-Pad)	$I_Q$			-25	mA	PAD_DRV = '0x', sink current <sup>1)2)</sup>
				-5	mA	PAD_DRV = '10', sink current <sup>1)2)</sup>
				-0.4	mA	PAD_DRV = '11', sink current <sup>1)2)</sup>
Output current (IFA / IFB / IFC - Pad)	$I_Q$			-15	mA	PAD_DRV = '0x', sink current <sup>1)2)</sup>
				-5	mA	PAD_DRV = '1x', sink current <sup>1)2)</sup>

1) Max. current to GND over open-drain output

2) At  $V_{DD} = 5\text{ V}$

**Table 4-4 Driver strength characteristic**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Output rise/fall time	$t_{fall}, t_{rise}$			8	ns	DATA, 50 pF, PAD_DRV='00' <sup>1)2)</sup>
				28	ns	DATA, 50 pF, PAD_DRV='01' <sup>1)2)</sup>
				45	ns	DATA, 50 pF, PAD_DRV='10' <sup>1)2)</sup>
				130	ns	DATA, 50 pF, PAD_DRV='11' <sup>1)2)</sup>
				15	ns	IFA/IFB, 20 pF, PAD_DRV='0x' <sup>1)2)</sup>
				30	ns	IFA/IFB, 20 pF, PAD_DRV='1x' <sup>1)2)</sup>

1) Valid for push-pull output

2) Not subject to production test - verified by design/characterization

**Table 4-5 Electrical parameters for  $4.5\text{ V} < V_{DD} < 5.5\text{ V}$** 

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input signal low-level	$V_{L5}$			$0.3 V_{DD}$	V	
Input signal high level	$V_{H5}$	$0.7 V_{DD}$			V	
Output signal low-level	$V_{OL5}$			1	V	DATA; $I_Q = -25\text{ mA}$ (PAD_DRV='0x'), $I_Q = -5\text{ mA}$ (PAD_DRV='10'), $I_Q = -0.4\text{ mA}$ (PAD_DRV='11')
				1	V	IFA,B,C; $I_Q = -15\text{ mA}$ (PAD_DRV='0x'), $I_Q = -5\text{ mA}$ (PAD_DRV='1x')
Pull-up current <sup>1)</sup>	$I_{PU}$	-10		-225	$\mu\text{A}$	CSQ
		-10		-150	$\mu\text{A}$	DATA
Pull-down current <sup>2)</sup>	$I_{PD}$	10		225	$\mu\text{A}$	SCK
		10		150	$\mu\text{A}$	IFA, IFB, IFC

1) Internal pull-ups on CSQ and DATA pin are always enabled.

2) Internal pull-downs on IFA, IFB and IFC are enabled during startup and in open-drain mode, internal pull-down on SCK is always enabled.

**Table 4-6 Electrical parameters for  $3.0\text{ V} < V_{DD} < 3.6\text{ V}$** 

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input signal low-level	$V_{L3}$			$0.3 V_{DD}$	V	
Input signal high level	$V_{H3}$	$0.7 V_{DD}$			V	
Output signal low-level	$V_{OL3}$			0.9	V	DATA; $I_Q = -15\text{ mA}$ (PAD_DRV='0x'), $I_Q = -3\text{ mA}$ (PAD_DRV='10'), $I_Q = -0.24\text{ mA}$ (PAD_DRV='11')
				0.9	V	IFA,IFB; $I_Q = -10\text{ mA}$ (PAD_DRV='0x'), $I_Q = -3\text{ mA}$ (PAD_DRV='1x')
Pull-up current <sup>1)</sup>	$I_{PU}$	-3		-225	$\mu\text{A}$	CSQ
		-3		-150	$\mu\text{A}$	DATA
Pull-down current <sup>2)</sup>	$I_{PD}$	3		225	$\mu\text{A}$	SCK
		3		150	$\mu\text{A}$	IFA, IFB, IFC

1) Internal pull-ups on CSQ and DATA pin are always enabled.

2) Internal pull-downs on IFA, IFB and IFC are enabled during startup and in open-drain mode, internal pull-down on SCK is always enabled.

### 4.3.2 ESD Protection

**Table 4-7 ESD protection**

Parameter	Symbol	Values		Unit	Notes
		Min.	Max.		
ESD voltage	$V_{\text{HBM}}$		$\pm 4.0$	kV	1)
	$V_{\text{CDM}}$		$\pm 0.5$	kV	2)

1) Human Body Model (HBM) according to ANSI/ESDA/JEDEC JS-001

2) Charged Device Model (CDM) according to JESD22-C101

### 4.3.3 GMR Parameters

All parameters apply over  $B_{\text{XY}} = 30\text{mT}$  and  $T_{\text{A}} = 25^{\circ}\text{C}$ , unless otherwise specified.

**Table 4-8 Basic GMR parameters**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
X, Y output range	$\text{RG}_{\text{ADC}}$			$\pm 23230$	digits	Operating range <sup>1)</sup>
X, Y amplitude <sup>2)</sup>	$A_{\text{X}}, A_{\text{Y}}$	6000	9500	15781	digits	At ambient temperature
		3922		20620	digits	Operating range <sup>1)</sup>
X, Y synchronicity <sup>3)</sup>	k	87.5	100	112.49	%	
X, Y offset <sup>4)</sup>	$O_{\text{X}}, O_{\text{Y}}$	-2048	0	+2047	digits	
X, Y orthogonality error	$\varphi$	-11.25	0	+11.24	$^{\circ}$	
X, Y amplitude without magnet	$X_0, Y_0$			+4096	digits	Operating range <sup>1)</sup>

1) Not subject to production test - verified by design/characterization

2) See [Figure 4-2](#)

3)  $k = 100 \cdot (A_{\text{X}}/A_{\text{Y}})$

4)  $O_{\text{Y}} = (Y_{\text{MAX}} + Y_{\text{MIN}}) / 2$ ;  $O_{\text{X}} = (X_{\text{MAX}} + X_{\text{MIN}}) / 2$


**Figure 4-2 Offset and amplitude definition**

### 4.3.4 Angle Performance

After internal calculation, the sensor has a remaining error, as shown in [Table 4-9](#). The error value refers to  $B_z=0mT$  and the operating conditions given in [Table 4-2 “Operating range and parameters” on Page 16](#).

The overall angle error represents the relative angle error. This error describes the deviation from the reference line after zero-angle definition. It is valid for a static magnetic field. If the magnetic field is rotating during the measurement, an additional propagation error is caused by the angle delay time (see [Table 4-10 “Signal processing” on Page 23](#)), which the sensor needs to calculate the angle from the raw sine and cosine values from the MR bridges. In fast-turning applications, prediction can be enabled to reduce this propagation error.

**Table 4-9 Angle performance**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Overall angle error at 25°C	$\alpha_{Err}$			1.0	°	Including lifetime drift <sup>1)2)3)</sup> .
Overall angle error -40°C...125°C	$\alpha_{Err}$			1.9	°	Including temperature & lifetime drift <sup>1)2)3)4)</sup>

- 1) Including hysteresis error, caused by revolution direction change
- 2) Relative error after zero angle definition
- 3) With autocalibration (pre-configured by default). No temperature changes >5 Kelvin within 1.5 revolutions considered.
- 4) Not subject to production test - verified by design/characterization

Autocalibration enables online parameter calculation and therefore reduces the angle error due to temperature and lifetime drifts. The TLI5012B E1000 needs 1.5 revolutions to generate new autocalibration parameters. These parameters are continuously updated. The parameters are updated in a smooth way (one Least-Significant Bit within the chosen range or time) to avoid an angle jump on the output.

If the temperature changes by more than 5 Kelvin during 1.5 revolutions an additional error has to be added to the specified angle error in [Table 4-9](#). This error depends on the temperature change (Delta Temperature) as well as from the initial temperature (Tstart) as shown in [Figure 4-3](#). Once the temperature stabilizes and the application completes 1.5 revolutions, then the angle error is as specified in [Table 4-9](#).

For negative Delta Temperature changes (from higher to lower temperatures) the additional angle error will be smaller than the corresponding positive Delta Temperature changes (from lower to higher temperatures) shown in [Figure 4-3](#). The [Figure 4-3](#) applies to the worst case.



**Figure 4-3 Additional angle error for temperature changes above 5 Kelvin within 1.5 revolutions**

### 4.3.5 Signal Processing




Figure 4-4 Signal path

The signal path of the TLI5012B E1000 is depicted in [Figure 4-4](#). It consists of the GMR-bridge, ADC, filter and angle calculation. The delay time between a physical change in the GMR elements and a signal on the output depends on the filter and interface configurations. In fast turning applications, this delay causes an additional rotation speed dependent angle error.

The TLI5012B E1000 has an optional prediction feature, which serves to reduce the speed dependent angle error in applications where the rotation speed does not change abruptly. Prediction uses the difference between current and last two angle values to approximate the angle value which will be present after the delay time (see [Figure 4-5](#)). The output value is calculated by adding this difference to the measured value, according to [Equation \(4.1\)](#).

$$\alpha(t + 1) = \alpha(t) + \alpha(t - 1) - \alpha(t - 2) \tag{4.1}$$




Figure 4-5 Delay of sensor output

Table 4-10 Signal processing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Filter update period	$t_{\text{upd}}$		42.7		$\mu\text{s}$	FIR_MD = 1 (default) <sup>1)</sup>
			85.3		$\mu\text{s}$	FIR_MD = 2 <sup>1)</sup>
			170.6		$\mu\text{s}$	FIR_MD = 3 <sup>1)</sup>
Angle delay time without prediction <sup>2)</sup>	$t_{\text{adelSSC}}$		85	95	$\mu\text{s}$	FIR_MD = 1 <sup>1)</sup>
			150	165	$\mu\text{s}$	FIR_MD = 2 <sup>1)</sup>
			275	300	$\mu\text{s}$	FIR_MD = 3 <sup>1)</sup>
	$t_{\text{adelIIF}}$		120	135	$\mu\text{s}$	FIR_MD = 1 <sup>1)</sup>
			180	200	$\mu\text{s}$	FIR_MD = 2 <sup>1)</sup>
			305	330	$\mu\text{s}$	FIR_MD = 3 <sup>1)</sup>
Angle delay time with prediction <sup>2)</sup>	$t_{\text{adelSSC}}$		45	50	$\mu\text{s}$	FIR_MD = 1; PREDICT = 1 <sup>1)</sup>
			65	70	$\mu\text{s}$	FIR_MD = 2; PREDICT = 1 <sup>1)</sup>
			105	115	$\mu\text{s}$	FIR_MD = 3; PREDICT = 1 <sup>1)</sup>
	$t_{\text{adelIIF}}$		75	90	$\mu\text{s}$	FIR_MD = 1; PREDICT = 1 <sup>1)</sup>
			95	110	$\mu\text{s}$	FIR_MD = 2; PREDICT = 1 <sup>1)</sup>
			135	150	$\mu\text{s}$	FIR_MD = 3; PREDICT = 1 <sup>1)</sup>
Angle noise (RMS)	$N_{\text{Angle}}$		0.08		$^{\circ}$	FIR_MD = 1 <sup>1)</sup>
			0.05		$^{\circ}$	FIR_MD = 2 <sup>1)</sup> (default)
			0.04		$^{\circ}$	FIR_MD = 3 <sup>1)</sup>

1) Not subject to production test - verified by design/characterization

2) Valid at constant rotation speed

All delay times specified in [Table 4-10](#) are valid for an ideal internal oscillator frequency of 24 MHz. For the exact timing, the variation of the internal oscillator frequency has to be taken into account (see [Chapter 4.3.6](#))



### 4.3.6 Clock Supply (CLK Timing Definition)

The internal clock supply of the TLI5012B E1000 is subject to production-specific variations, which have to be considered for all timing specifications.


**Table 4-11 Internal clock timing specification**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Digital clock	$f_{DIG}$	22.3	24	26.3	MHz	
Internal oscillator frequency	$f_{CLK}$	3.7	4.0	4.4	MHz	

#### 4.3.6.1 External clock operation

In order to fix the IC timing and synchronize the TLI5012B E1000 with other ICs in a system, it can be switched to operate with an external clock signal supplied to the IFC pin. The clock input signal must fulfill certain requirements:

- The high or low pulse width must not exceed the specified values, because the PLL needs a minimum pulse width and must be spike-filtered.
- The duty cycle factor should typically be 50%, but it can vary between 30% and 70%.
- The PLL is triggered at the positive edge of the clock. If more than 2 edges are missing, a chip reset is generated automatically and the sensor restarts with the internal clock. This is indicated by the S\_RST, and CLK\_SEL bits, and additionally by the Safety Word (see [Chapter 4.4.2.2](#)).



**Figure 4-6 External CLK timing definition**

**Table 4-12 External Clock Specification**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	$f_{CLK}$	3.7	4.0	4.4	MHz	
CLK duty cycle <sup>1)2)</sup>	CLK_DUTY	30	50	70	%	
CLK rise time	$t_{CLKr}$			30	ns	From $V_L$ to $V_H$
CLK fall time	$t_{CLKf}$			30	ns	From $V_H$ to $V_L$

1) Minimum duty cycle factor:  $t_{CLKh(min)} / t_{CLK}$  with  $t_{CLK} = 1 / f_{CLK}$

2) Maximum duty cycle factor:  $t_{CLKh(max)} / t_{CLK}$  with  $t_{CLK} = 1 / f_{CLK}$

## 4.4 Interfaces

### 4.4.1 Incremental Interface (IIF)

The Incremental Interface (IIF) emulates the operation of an optical quadrature encoder with a 50% duty cycle. It transmits a square pulse per angle step, where the width of the steps can be configured from 9bit (512 steps per full rotation) to 12bit (4096 steps per full rotation) within the register MOD\_4 (IFAB\_RES). The rotation direction is given either by the phase shift between the two channels IFA and IFB (A/B mode) or by the level of the IFB channel (Step/Direction mode), as shown in [Figure 4-7](#) and [Figure 4-8](#). The incremental interface can be configured for A/B mode or Step/Direction mode in register MOD\_1 (IIF\_MOD).


Using the Incremental Interface requires an up/down counter on the microcontroller, which counts the pulses and thus keeps track of the absolute position. The counter can be synchronized periodically by using the SSC interface in parallel. The angle value (AVAL register) read out by the SSC interface can be compared to the stored counter value. In case of a non-synchronization, the microcontroller adds the difference to the actual counter value to synchronize the TLI5012B E1000 with the microcontroller.

After startup, the IIF transmits a number of pulses which correspond to the actual absolute angle value. Thus, the microcontroller gets the information about the absolute position. The Index Signal that indicates the zero crossing is available on the IFC pin.

Sensors with preset IIF are available as TLI5012B E1000.

#### A/B Mode


The phase shift between phases A and B indicates either a clockwise (A follows B) or a counterclockwise (B follows A) rotation of the magnet.



**Figure 4-7 Incremental interface with A/B mode**

#### Step/Direction Mode

Phase A pulses out the increments and phase B indicates the direction.



**Figure 4-8 Incremental interface with Step/Direction mode**