# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## TMC2041 DATASHEET

Dual step/direction driver for up to two 2-phase bipolar stepper motors. stallGuard for sensorless homing. SPI, UART (single wire) Configuration and Diagnostics Interface.




#### **FEATURES AND BENEFITS**

Two 2-phase stepper motors

Drive Capability up to 2x 1.1A coil current (2x 1.5A peak) Parallel Option for one motor at 2.2A (3A peak) Voltage Range 4.75... 26V DC SPI & Single Wire UART for configuration and diagnostics Highest Resolution up to 256 microsteps per full step microPlyer™ microstep interpolation spreadCycle™ highly dynamic motor control chopper stallGuard2™ high precision sensorless motor load detection coolStep™ current control for energy savings up to 75%

**Full Protection & Diagnostics** 


Compact Size 7x7mm<sup>2</sup> QFN48 package



#### DESCRIPTION

The TMC2041 is a compact, dual stepper motor driver IC with serial interfaces for configuration and diagnostics. It is pin compatible to the fully featured TMC5041 and TMC5072 drivers with internal motion controller. The TMC2041 is intended for all applications, where an internal motion controller is not desired, and ramping is done in a microcontroller. Based on TRINAMICs high-performance spreadCycle chopper, the driver allows precise and smooth motor operation. It offers coolStep for energy savings and stallGuard for sensorless stall detection. The complete set of protection and diagnostic functionality ensures reliable operation. High integration, high energy efficiency and a small form factor enable miniaturized and scalable systems for cost effective solutions.

#### BLOCK DIAGRAM




TRINAMIC Motion Control GmbH & Co. KG Hamburg, Germany




### **APPLICATION EXAMPLES: HIGH FLEXIBILITY – MULTIPURPOSE USE**

The TMC2041 scores with power density and sensorless homing. It features serial interfaces for advanced monitoring and configuration options. The small form factor keeps costs down and allows for miniaturized layouts. Extensive support at the chip, board, and software levels enables rapid design cycles and fast time-to-market with competitive products. High energy efficiency and reliability deliver cost savings in related systems such as power supplies and cooling.

#### STEP/DIR FOR UP TO TWO STEPPER MOTORS




#### STEP/DIR FOR UP TO TWO STEPPER MOTORS



The stepper motor driver outputs are switched in parallel. This way, up to 2.2A RMS motors can be driven.

In this application, a single CPU controls two motors using a Step and Direction interface per motor. It initially configures the drivers by programming current settings and chopper, and run and hold current using either the 4 wire SPI interface, or the single wire UART interface. During operation the interface allows access to status information like stallGuard sensorless load measurement.



#### TMC2041-EVAL EVALUATION BOARD EVALUATION & DEVELOPMENT PLATFORM

The TMC2041-EVAL is part of TRINAMICs universal evaluation board system which provides a convenient handling of the hardware as well as a user-friendly software tool for evaluation. The TMC2041 evaluation board system consists of three parts: STARTRAMPE (base board), ESELSBRÜCKE (connector board including several test points), and TMC2041-EVAL.

#### **ORDER CODES**

Order code	Description	Size [mm <sup>2</sup> ]
TMC2041-LA	Dual axis step/dir driver, QFN-48	7 x 7
TMC2041-EVAL	Evaluation board for TMC2041	85 x 55
STARTRAMPE	Baseboard for TMC2041-EVAL and further evaluation boards	85 x 55
ESELSBRÜCKE	Connector board for plug-in evaluation board system	61 x 38

## TABLE OF CONTENTS

1	PRI	NCIPLES OF OPERATION	4
1 1 1	.1 .2 .3 .4 .5	KEY CONCEPTS CONTROL INTERFACES MOVING AND CONTROLLING THE MOTOR STALLGUARD2 – MECHANICAL LOAD SENSING COOLSTEP – LOAD ADAPTIVE CURRENT CONTR	
2	PIN	ASSIGNMENTS	7
_	.1 .2	Package Outline Signal Descriptions	7 7
3	SAM	IPLE CIRCUITS	10
3 3 3 3	.1 .2 .3 .4 .5 .6	STANDARD APPLICATION CIRCUIT 5 V ONLY SUPPLY ONE MOTOR WITH HIGH CURRENT EXTERNAL 5V POWER SUPPLY OPTIMIZING ANALOG PRECISION DRIVER PROTECTION AND EME CIRCUITRY	10 11 12 13 13
4		INTERFACE	15
4		SPI DATAGRAM STRUCTURE SPI SIGNALS TIMING	15 16 17
5	UAR	RT SINGLE WIRE INTERFACE	18
5 5	.1 .2 .3 .4	DATAGRAM STRUCTURE CRC CALCULATION UART SIGNALS ADDRESSING MULTIPLE SLAVES	18 20 20 21
6	REG	ISTER MAPPING	23
6		General Configuration Registers Current Setting Motor Driver Registers	24 26 27
7	CUR	RENT SETTING	32
7	.1	Sense Resistors	33
8	SPR	EADCYCLE AND CLASSIC CHOPPER	34
8	.1 .2 .3	SPREADCYCLE CHOPPER CLASSIC CONSTANT OFF TIME CHOPPER RANDOM OFF TIME	35 38 39
9	DRI	VER DIAGNOSTIC FLAGS	40
9	.1 .2 .3	Temperature Measurement Short to GND Protection Open Load Diagnostics	40 40 40
10	STA	LLGUARD2 LOAD MEASUREMENT	41
_	0.1 0.2	Tuning stallGuard2 Threshold SGT stallGuard2 Update Rate and Filter	42 44

	10 10		DETECTING A MOTOR STALL HOMING WITH STALLGUARD	44 44
	10	.5	LIMITS OF STALLGUARD2 OPERATION	44
1:	1	coo	LSTEP OPERATION	45
	11	.1	User Benefits	45
		.2	SETTING UP FOR COOLSTEP	45
	11	.3	TUNING COOLSTEP	47
17	2	STE	P/DIR INTERFACE	48
		.1	Timing	48
		.2	CHANGING RESOLUTION	49
	12	.3	MICROPLYER STEP INTERPOLATOR AND STAND STILL DETECTION	49
13	3	QUI	CK CONFIGURATION GUIDE	51
14	4	GET	TING STARTED	53
	14	.1	INITIALIZATION EXAMPLES	53
1!	5	EXT	ERNAL RESET	54
10	6	CLO	CK OSCILLATOR AND CLOCK INPUT	54
	16	.1	USING THE INTERNAL CLOCK	54
	16		USING AN EXTERNAL CLOCK	54
	16	.3	CONSIDERATIONS ON THE FREQUENCY	54
1	7	ABS	OLUTE MAXIMUM RATINGS	55
-				
18	B	ELEC	TRICAL CHARACTERISTICS	55
	18	.1	Operational Range	<b>55</b> 55
	18		OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING	55
	18	.1 .2	Operational Range	
	18 18	.1 .2 .3	Operational Range DC Characteristics and Timing Characteristics	55 56
19	18 18 18 <b>9</b>	.1 .2 .3 LAY	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS	55 56 59 <b>60</b>
1	18 18 18 <b>9</b> 19	.1 .2 .3 <b>LAY</b>	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS	55 56 59
19	18 18 18 18 9 19 19 19	.1 .2 .3 LAY .1 .2 .3	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING	55 56 59 <b>60</b> 60 60 60
1	18 18 18 18 9 19 19 19 19	.1 .2 .3 .1 .2 .3 .4	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION	55 56 59 60 60 60 60 60
1	18 18 18 19 19 19 19 19	.1 .2 .3 <b>LAY</b> .1 .2 .3 .4 .5	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE	55 56 59 60 60 60 60 60 60
19	18 18 18 19 19 19 19 19 19 19	.1 .2 .3 .1 .2 .3 .4 .5 <b>PAC</b>	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE KAGE MECHANICAL DATA	55 56 59 60 60 60 60 60 60 60 61 62
19	18 18 18 19 19 19 19 19 19 19 20	.1 .2 .3 LAY .1 .2 .3 .4 .5 PAC .1	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE KAGE MECHANICAL DATA DIMENSIONAL DRAWINGS	55 56 59 60 60 60 60 60 60 61 62 62
19	18 18 18 9 19 19 19 19 19 19 19 19 20 20	.1 .2 .3 <b>LAY</b> .1 .2 .3 .4 .5 <b>PAC</b> .1 .2	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE KAGE MECHANICAL DATA DIMENSIONAL DRAWINGS PACKAGE CODES	55 56 59 60 60 60 60 60 60 61 62 62 62
1º 20 2:	18 18 18 9 19 19 19 19 19 19 19 20 20 20 1	1 .2 .3 LAY .1 .2 .3 .4 .5 PAC .1 .2 DIS	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE KAGE MECHANICAL DATA DIMENSIONAL DRAWINGS PACKAGE CODES CLAIMER	55 56 59 60 60 60 60 60 61 62 62 62 62 63
1º 20 2: 2:	18 18 18 19 19 19 19 19 19 19 19 19 20 20 20 20 20 20 20 20	1 .2 .3 LAY .1 .2 .3 .4 .5 PAC .1 .2 DIS ESD	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE KAGE MECHANICAL DATA DIMENSIONAL DRAWINGS PACKAGE CODES CLAIMER SENSITIVE DEVICE	55 56 59 60 60 60 60 60 60 61 62 62 62 62 63 63
1º 20 2: 2: 2: 2:	18 18 18 19 19 19 19 19 19 19 19 19 20 20 20 20 1 20 20 1 2 3	1 .2 .3 LAY 1 .2 .3 .4 .5 PAC .1 .2 DIS ESD TAB	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE KAGE MECHANICAL DATA DIMENSIONAL DRAWINGS PACKAGE CODES CLAIMER SENSITIVE DEVICE LE OF FIGURES	55 56 59 60 60 60 60 60 60 60 61 62 62 62 63 63 63 64
1º 20 2: 2: 2: 2: 2: 2:	18 18 18 19 19 19 19 19 19 19 19 19 20 20 20 1 20 20 1 20 20 1 20 20 1 20 20 1 20 20 20 1 20 20 20 20 20 20 20 20 20 20 20 20 20	.1 .2 .3 LAY .1 .2 .3 .4 .5 PAC .1 .2 DIS ESD TAB REV.	OPERATIONAL RANGE DC CHARACTERISTICS AND TIMING CHARACTERISTICS THERMAL CHARACTERISTICS OUT CONSIDERATIONS EXPOSED DIE PAD WIRING GND SUPPLY FILTERING SINGLE DRIVER CONNECTION LAYOUT EXAMPLE KAGE MECHANICAL DATA DIMENSIONAL DRAWINGS PACKAGE CODES CLAIMER SENSITIVE DEVICE	55 56 59 60 60 60 60 60 60 61 62 62 62 62 63 63






Figure 1.1 Basic application and block diagram

The TMC2041 driver chip is a highly integrated step & direction stepper driver for two stepper motors. The driver, chopper logic, and a 256 microstep sequencer are integrated into the TMC2041. It is pin compatible to the TMC5041 and TMC5072, which provide internal ramping. The TMC2041 offers a number of unique enhancements over similar products. It features automatic standstill current reduction and coolStep for enhanced motor efficiency and provides stallGuard2 for sensorless homing.

## 1.1 Key Concepts

The TMC2041 implements several advanced features which are exclusive to TRINAMIC products. These features contribute toward greater precision, greater energy efficiency, higher reliability, smoother motion, and cooler operation in many stepper motor applications.

- *spreadCycle*<sup>™</sup> High-precision chopper algorithm available as an alternative to the traditional constant off-time algorithm.
- stallGuard2<sup>™</sup> High-precision load measurement using the back EMF on the motor coils.
- **coolStep™** Load-adaptive current control which reduces energy consumption by as much as 75%.

In addition to these performance enhancements, TRINAMIC motor drivers offer safeguards to detect and protect against shorted outputs, output open-circuit, overtemperature, and undervoltage conditions for enhancing safety and recovery from equipment malfunctions.

## **1.2** Control Interfaces

The TMC2041 supports both, an SPI and a UART based single wire interface with CRC checking. Selection of the actual interface is done via the configuration pin SW\_SEL, which can be hardwired to GND or VCC\_IO depending on the desired interface. From a software point of view the TMC2041 is a peripheral with a number of control and status registers. Most of them can either be written only or

read only. Some of the registers allow both read and write access. In case read-modify-write access is desired for a write only register, a shadow register can be realized in master software.

### 1.2.1 SPI Interface

The SPI interface is a bit-serial interface synchronous to a bus clock. For every bit sent from the bus master to the bus slave another bit is sent simultaneously from the slave to the master. Communication between an SPI master and the TMC2041 slave always consists of sending one 40-bit command word and receiving one 40-bit status word.

The SPI command rate typically is a few commands per complete motor motion.

### **1.2.2** UART Interface

The single wire interface allows differential operation similar to RS485 (using SWIOP and SWION) or single wire interfacing (leaving open SWION). It can be driven by any standard UART. No baud rate configuration is required. An optional ring mode allows chaining of slaves to optimize interfacing for applications with regularly distributed drives.

## 1.3 Moving and Controlling the Motor

### 1.3.1 STEP/DIR Interface

Each motor is controlled by a step and direction input. Active edges on the STEP input can be rising edges or both rising and falling edges as controlled by another mode bit (DEDGE). Using both edges cuts the toggle rate of the STEP signal in half, which is useful for communication over slow interfaces such as optically isolated interfaces. On each active edge, the state sampled from the DIR input determines whether to step forward or back. Each step can be a fullstep or a microstep, in which there are 2, 4, 8, 16, 32, 64, 128, or 256 microsteps per fullstep. During microstepping, a step impulse with a low state on DIR increases the microstep counter and a high decreases the counter by an amount controlled by the microstep resolution. An internal table translates the counter value into the sine and cosine values which control the motor current for microstepping.

## 1.4 stallGuard2 – Mechanical Load Sensing

stallGuard2 provides an accurate measurement of the load on the motor. It can be used for stall detection as well as other uses at loads below those which stall the motor, such as coolStep load-adaptive current reduction. This gives more information on the drive allowing functions like sensorless homing and diagnostics of the drive mechanics.

## 1.5 coolStep – Load Adaptive Current Control

coolStep drives the motor at the optimum current. It uses the stallGuard2 load measurement information to adjust the motor current to the minimum amount required in the actual load situation. This saves energy and keeps the components cool.

#### Benefits are:

- Energy efficiency power consumption decreased up to 75%
- Motor generates less heat improved mechanical precision
- Less or no cooling improved reliability
- Use of smaller motor less torque reserve required  $\rightarrow$  cheaper motor does the job

Figure 1.2 shows the efficiency gain of a 42mm stepper motor when using coolStep compared to standard operation with 50% of torque reserve. coolStep is enabled above 60RPM in the example.




Figure 1.2 Energy efficiency with coolStep (example)

## 2 Pin Assignments

## 2.1 Package Outline




Figure 2.1 TMC2041 pin assignments.

## 2.2 Signal Descriptions

Pin	Number	Туре	Function	
GND	6, 34	GND	Digital ground pin for IO pins and digital circuitry.	
VCC_IO	7		3.3V or 5V I/O supply voltage pin for all digital pins.	
VSA	30		Analog supply voltage for 5V regulator – typically supplied with driver supply voltage. An additional 100nF capacitor to GND (GND plane) is recommended for best performance.	
GNDA	31	GND	Analog GND. Tie to GND plane.	
5VOUT	32		Output of internal 5V regulator. Attach 2.2µF or larger ceramic capacitor to GNDA near to pin for best performance. Use to supply VCC of chip.	

Pin	Number	Туре	Function
VCC	33		5V supply input for digital circuitry within chip and charge pump. Attach 470nF capacitor to GND (GND plane). Typically supplied by 5VOUT. A 2.2 $\Omega$ resistor is recommended for decoupling noise from 5VOUT. When using an external supply, make sure, that VCC comes up before or in parallel to 5VOUT or VCC_IO, whichever comes up later!
DIE_PAD	-	GND	Connect the exposed die pad to a GND plane. Provide as many as possible vias for heat transfer to GND plane.

#### Table 2.1 Low voltage digital and analog power supply pins

Pin	Number	Туре	Function
СРО	35	O(VCC)	Charge pump driver output. Outputs 5V (GND to VCC) square wave with 1/16 of internal oscillator frequency.
CPI	36	I(VCP)	Charge pump capacitor input: Provide external 22nF or 33nF / 50V capacitor to CPO.
VCP	37		Output of charge pump. Provide external 100nF capacitor to VS.

#### Table 2.2 Charge pump pins

Pin	Number	Туре	Function		
GND	1	I	unused input, tie to GND		
GND	2	Ι	unused input, tie to GND		
CSN/IO0	3	I/0	Chip select input of SPI interface, programmable IO in UART mode		
SCK/IO1	4	I/0	Serial clock input of SPI interface, programmable IO in UART mode		
SDI/IO2	5	I/0	Data input of SPI interface, programmable IO in UART mode		
SDO	8	I/O	Data output of SPI interface (Tristate, enabled with CSN=0), mode configuration input in UART mode (0 = Normal mode, 1 = Single wire ring mode – SWI0_P is input, SWI0_N is output)		
SWIOP	9	I/O	Single wire I/O (positive). Serial input in ring mode. Multi-purpose input in SPI mode or encoder 1 N input.		
SWION	10	1/0	Single wire I/O (negative) for differential mode. Leave open in non- differential mode when operating at 5V IO voltage or tie to desired threshold voltage. Serial output in ring mode. Multi-purpose input in SPI mode or encoder 2 N input.		
CLK	11	I	Clock input. Tie to GND using short wire for internal clock or supply external clock. The first high signal disables the internal oscillator until power down.		
SWSEL	12	Ι	Interface selection input. Tie to GND for SPI mode, tie to VCC_IO for single wire (UART) interface mode.		
NEXTADDR	24	Ι	Address increment (if tied high) for single wire (UART) mode. General purpose input in SPI mode		
DIR2	25	Ι	Right reference switch input for motor 2, optional DIR input for STEP/DIR operation of motor 2 or encoder 2 B input		
STEP2	26	Ι	Left reference switch input for motor 2, optional STEP input for STEP/DIR operation of motor 2		
DIR1	27	Ι	Right reference switch input for motor 1, optional DIR input for STEP/DIR operation of motor 1 or encoder 2 A input		
STEP1	28	Ι	Left reference switch input for motor 1, optional STEP input for STEP/DIR operation of motor 1		
DRV_ENN	29	I	Enable input for motor drivers. The power stage becomes switched off (all motor outputs floating) when this pin becomes driven to a high level. Tie to GND for normal operation.		
TST_MODE	48	Ι	Test mode input. Tie to GND using short wire.		
-	13, 23, 38	N.C.	Unused pins – no internal electrical connection. Leave open or tie to GND for compatibility with future devices.		


Table 2.3 Digital I/O pins (all related to VCC\_IO supply)

Pin	Number	Туре	Function		
02A1	14	0 (VS)	Motor 2 coil A output 1		
BR2A	15		Sense resistor connection for motor 2 coil A. Place sense resistor to		
			GND near pin.		
02A2	16	0 (VS)	Motor 2 coil A output 2		
VS	17, 19		Motor supply voltage. Provide filtering capacity near pin with		
			shortest loop to nearest GNDP pin (respectively via GND plane).		
GNDP	18	GND	Power GND. Connect to GND plane near pin.		
02B1	20	0 (VS)	Motor 2 coil B output 1		
BR2B	21		Sense resistor connection for motor 2 coil B. Place sense resistor to		
			GND near pin.		
O2B2	22	0 (VS)	Motor 2 coil B output 2		
01B2	39	0 (VS)	Motor 1 coil B output 2		
BR1B	40		Sense resistor connection for motor 1 coil B. Place sense resistor to		
			GND near pin.		
01B1	41	0 (VS)	Motor 1 coil B output 1		
VS	42, 44		Motor supply voltage. Provide filtering capacity near pin with		
			shortest loop to nearest GNDP pin (respectively via GND plane).		
GNDP	43	GND	Power GND. Connect to GND plane near pin.		
01A2	45	0 (VS)	Motor 1 coil A output 2		
BR1A	46		Sense resistor connection for motor 1 coil A. Place sense resistor to		
			GND near pin.		
01A1	47	0 (VS)	Motor 1 coil A output 1		

Table 2.4 Power driver pins

## 3 Sample Circuits

The sample circuits show the connection of the external components in different operation and supply modes. The connection of the bus interface and further digital signals is left out for clarity.



## **3.1 Standard Application Circuit**



The standard application circuit uses a minimum set of additional components in order to operate the motor. Use low ESR capacitors for filtering the power supply which are capable to cope with the current ripple. The current ripple often depends on the power supply and cable length. The VCC\_IO voltage can be supplied from 5VOUT, or from an external source, e.g. a low drop 3.3V regulator. In order to minimize linear voltage regulator power dissipation of the internal 5V voltage regulator in applications where VM is high, a different (lower) supply voltage can be used for VSA, if available. For example, many applications provide a 12V supply in addition to a higher supply voltage like 24V. Using the 12V supply for VSA will reduce the power dissipation of the internal 5V regulator to about 37% of the dissipation caused by supply with the full motor voltage. For best motor chopper performance, an optional R/C-filter de-couples 5VOUT from digital noise cause by power drawn from VCC.


#### Basic layout hints

Place sense resistors and all filter capacitors as close as possible to the related IC pins. Use a solid common GND for all GND connections, also for sense resistor GND. Connect 5VOUT filtering capacitor directly to 5VOUT and GNDA pin. See layout hints for more details. Low ESR electrolytic capacitors are recommended for VS filtering.

#### Attention

In case VSA is supplied by a different voltage source, make sure that VSA does not exceed VS by more than one diode drop upon power up or power down.

## 3.2 5 V Only Supply



#### Figure 3.2 5V only operation

While the standard application circuit is limited to roughly 5.5V lower supply voltage, a 5V only application lets the IC run from a normal 5V +/-5% supply. In this application, linear regulator drop must be minimized. Therefore, the major 5V load is removed by supplying VCC directly from the external supply. In order to keep supply ripple away from the analog voltage reference, 5VOUT should have an own filtering capacity and the 5VOUT pin does not become bridged to the 5V supply.

## 3.3 One Motor with High Current

The TMC2041 supports double motor current for a single driver by paralleling both power stages. In order to operate in this mode, activate the flag *single\_driver* in the global configuration register *GCONF*. This register can be locked for subsequent write access.




Figure 3.3 Driving a single motor with high current

## 3.4 External 5V Power Supply

When an external 5V power supply is available, the power dissipation caused by the internal linear regulator can be eliminated. This especially is beneficial in high voltage applications, and when thermal conditions are critical.

### 3.4.1 Internal Regulator Bridged

In case a clean external 5V supply is available, it can be used for complete supply of analog and digital part (Figure 3.4). The circuit will benefit from a well regulated supply, e.g. when using a +/-1% regulator. A precise supply guarantees increased motor current precision, because the voltage at 5VOUT directly is the reference voltage for all internal units of the driver, especially for motor current control. For best performance, the power supply should have low ripple to give a precise and stable supply at 5VOUT pin with remaining ripple well below 5mV. Some switching regulators have a higher remaining ripple, or different loads on the supply may cause lower frequency ripple. In this case, increase capacity attached to 5VOUT. In case the external supply voltage has poor stability or low frequency ripple, this would affect the precision of the motor current regulation as well as add chopper noise.




Figure 3.4 Using an external 5V supply to bypass internal regulator

## 3.5 Optimizing Analog Precision

The 5VOUT pin is used as an analog reference for operation of the TMC2041. Performance will degrade when there is voltage ripple on this pin. Most of the high frequency ripple in a TMC2041 design results from the operation of the internal digital logic. The digital logic switches with each edge of the clock signal. Further, ripple results from operation of the charge pump, which operates with roughly 1MHz and draws current from the VCC pin. In order to keep this ripple as low as possible, an additional filtering capacitor can be put directly next to the VCC pin with vias to the GND plane giving a short connection to the digital GND pins (pin 6 and pin 34). Analog performance is best, when this ripple is kept away from the analog supply pin 5VOUT, using an additional series resistor of 2.2  $\Omega$ . The voltage drop on this resistor will be roughly 100 mV (I<sub>VCC</sub> \* R).




Figure 3.5 RC-Filter on VCC for reduced ripple

## 3.6 Driver Protection and EME Circuitry

Some applications have to cope with ESD events caused by motor operation or external influence. Despite ESD circuitry within the driver chips, ESD events occurring during operation can cause a reset or even a destruction of the motor driver, depending on their energy. Especially plastic housings and belt drive systems tend to cause ESD events. It is best practice to avoid ESD events by attaching all conductive parts, especially the motors themselves to PCB ground, or to apply electrically conductive plastic parts. In addition, the driver can be protected up to a certain degree against ESD events or live plugging / pulling the motor, which also causes high voltages and high currents into the motor connector terminals. A simple scheme uses capacitors at the driver outputs to reduce the dV/dt caused by ESD events. Larger capacitors will bring more benefit concerning ESD suppression, but cause additional current flow in each chopper cycle, and thus increase driver power dissipation, especially at high supply voltages. The values shown are example values – they might be varied between 100pF and 1nF. The capacitors also dampen high frequency noise injected from digital parts of the circuit and thus reduce electromagnetic emission. A more elaborate scheme uses LC filters to de-couple the driver outputs from the motor connector. Varistors in between of the coil terminals eliminate coil overvoltage caused by live plugging. Optionally protect all outputs by a varistor against ESD voltage.




Figure 3.6 Simple ESD enhancement and more elaborate motor output protection

## 4 SPI Interface

## 4.1 SPI Datagram Structure

The TMC2041 uses 40 bit SPI<sup>™</sup> (Serial Peripheral Interface, SPI is Trademark of Motorola) datagrams for communication with a microcontroller. Microcontrollers which are equipped with hardware SPI are typically able to communicate using integer multiples of 8 bit. The NCS line of the TMC2041 must be handled in a way, that it stays active (low) for the complete duration of the datagram transmission.

Each datagram sent to the device is composed of an address byte followed by four data bytes. This allows direct 32 bit data word communication with the register set. Each register is accessed via 32 data bits even if it uses less than 32 data bits.

For simplification, each register is specified by a one byte address:

- For a read access the most significant bit of the address byte is 0.
- For a write access the most significant bit of the address byte is 1.

Most registers are write only registers, some can be read additionally, and there are also some read only registers.

	9	SPI DATAGRAM STRUCTUR	RE	
MSB (transmitted first)		40 bit		LSB (transmitted last)
39				0
<ul> <li>→ 8 bit address</li> <li>← 8 bit SPI status</li> </ul>	←-	→ 32 bit data		
39 32		31	0	
<ul> <li>→ to TMC2041:</li> <li>RW + 7 bit address</li> <li>← from TMC2041:</li> <li>8 bit SPI status</li> </ul>	8 bit data	8 bit data	8 bit data	8 bit data
39 / 38 32	31 24	23 16	15 8	7 0
w 3832	3128 2724	2320 1916	1512 118	74 30
3       3       3       3       3       3       3         9       8       7       6       5       4       3       2	3     3     2     2     2     2     2     2       1     0     9     8     7     6     5     4		1 1 1 1 1 1 9 8 5 4 3 2 1 0 9	7 6 5 4 3 2 1 0

### 4.1.1 Selection of Write / Read (WRITE\_notREAD)

The read and write selection is controlled by the MSB of the address byte (bit 39 of the SPI datagram). This bit is 0 for read access and 1 for write access. So, the bit named W is a WRITE\_notREAD control bit. The active high write bit is the MSB of the address byte. So, 0x80 has to be added to the address for a write access. The SPI interface always delivers data back to the master, independent of the W bit. The data transferred back is the data read from the address which was transmitted with the *previous* datagram, if the previous access was a read access. If the previous access was a write access, then the data read back mirrors the previously received write data. So, the difference between a read and a write access is that the read access does not transfer data to the addressed register but it transfers the address only and its 32 data bits are dummies, and, further the following read or write access delivers back the data read from the address transmitted in the preceding read cycle.

A read access request datagram uses dummy write data. Read data is transferred back to the master with the subsequent read or write access. Hence, reading multiple registers can be done in a pipelined fashion.

Whenever data is read from or written to the TMC2041, the MSBs delivered back contain the SPI status, *SPI\_STATUS*, a number of eight selected status bits.

Example:

For a read access to the register (*XACTUAL*) with the address 0x21, the address byte has to be set to 0x21 in the access preceding the read access. For a write access to the register (*VACTUAL*), the address byte has to be set to 0x80 + 0x22 = 0xA2. For read access, the data bit might have any value (-). So, one can set them to 0.

action	data sent to TMC2041	data received from TMC2041
read CHOPCONF1	→ 0x6C0000000	$\leftarrow$ 0xSS & unused data
read CHOPCONF1	→ 0x6C0000000	$\leftarrow$ 0xss & Chopconf1
write CHOPCONF1:= 0x00ABCDEF	$\rightarrow$ 0xec00abcdef	$\leftarrow$ 0xSS & CHOPCONF1
write CHOPCONF1:= 0x00123456	→ 0xEC00123456	← 0xss00abcdef

\*) S: is a placeholder for the status bits SPI\_STATUS

### 4.1.2 SPI Status Bits Transferred with Each Datagram Read Back

New status information becomes latched at the end of each access and is available with the next SPI transfer.

SPI_	STATUS – status flags f	transmitted with each SPI access in bits 39 to 32
Bit	Name	Comment
7	-	reserved (0)
6	-	reserved (0)
5	-	reserved (0)
4	-	reserved (0)
3	-	reserved (0)
2	driver_error(2)	GSTAT[2] – 1: Signals driver 2 driver error (clear by reading GSTAT)
1	driver_error(1)	GSTAT[1] – 1: Signals driver 1 driver error (clear by reading GSTAT)
0	reset_flag	GSTAT[0] – 1: Signals, that a reset has occurred (clear by reading GSTAT)

### 4.1.3 Data Alignment

All data are right aligned. Some registers represent unsigned (positive) values, some represent integer values (signed) as two's complement numbers, single bits or groups of bits are represented as single bits respectively as integer groups.

## 4.2 SPI Signals

The SPI bus on the TMC2041 has four signals:

- SCK bus clock input
- SDI serial data input
- SDO serial data output
- CSN chip select input (active low)


The slave is enabled for an SPI transaction by a low on the chip select input CSN. Bit transfer is synchronous to the bus clock SCK, with the slave latching the data from SDI on the rising edge of SCK and driving data to SDO following the falling edge. The most significant bit is sent first. A minimum of 40 SCK clock cycles is required for a bus transaction with the TMC2041.

If more than 40 clocks are driven, the additional bits shifted into SDI are shifted out on SDO after a 40-clock delay through an internal shift register. This can be used for daisy chaining multiple chips.

CSN must be low during the whole bus transaction. When CSN goes high, the contents of the internal shift register are latched into the internal control register and recognized as a command from the master to the slave. If more than 40 bits are sent, only the last 40 bits received before the rising edge of CSN are recognized as the command.

## 4.3 Timing

The SPI interface is synchronized to the internal system clock, which limits the SPI bus clock SCK to half of the system clock frequency. If the system clock is based on the on-chip oscillator, an additional 10% safety margin must be used to ensure reliable data transmission. All SPI inputs as well as the ENN input are internally filtered to avoid triggering on pulses shorter than 20ns. Figure 4.1 shows the timing parameters of an SPI bus transaction, and the table below specifies their values.



#### Figure 4.1 SPI timing

Hint
Usually this SPI timing is referred to as SPI MODE 3

SPI interface timing	AC-Characteristics										
	clock perio	od: t <sub>clK</sub>									
Parameter	Symbol	Conditions	Min	Тур	Max	Unit					
SCK valid before or after change of CSN	t <sub>cc</sub>		10			ns					
CSN high time	t <sub>csH</sub>	*) Min time is for synchronous CLK with SCK high one t <sub>CH</sub> before CSN high only	t <sub>CLK</sub> *)	>2t <sub>CLK</sub> +10		ns					
SCK low time	t <sub>CL</sub>	*) Min time is for synchronous CLK only	t <sub>clk</sub> *)	>t <sub>CLK</sub> +10		ns					
SCK high time	t <sub>cH</sub>	*) Min time is for synchronous CLK only	t <sub>clk</sub> *)	>t <sub>CLK</sub> +10		ns					
SCK frequency using internal clock	f <sub>scк</sub>	assumes minimum OSC frequency			4	MHz					
SCK frequency using external 16MHz clock	f <sub>scк</sub>	assumes synchronous CLK			8	MHz					
SDI setup time before rising edge of SCK	t <sub>DU</sub>		10			ns					
SDI hold time after rising edge of SCK	t <sub>DH</sub>		10			ns					
Data out valid time after falling SCK clock edge	t <sub>DO</sub>	no capacitive load on SDO			t <sub>filt</sub> +5	ns					
SDI, SCK and CSN filter delay time	t <sub>FILT</sub>	rising and falling edge	12	20	30	ns					

## **5** UART Single Wire Interface

The UART single wire interface allows the control of the TMC2041 with any microcontroller UART. It shares transmit and receive line like an RS485 based interface. Data transmission is secured using a cyclic redundancy check, so that increased interface distances (e.g. over cables between two PCBs) can be bridged without the danger of wrong or missed commands even in the event of electro-magnetic disturbance. The automatic baud rate detection and an advanced addressing scheme make this interface easy and flexible to use.

## 5.1 Datagram Structure

### 5.1.1 Write Access

	UART WRITE ACCESS DATAGRAM STRUCTURE																		
	each byte is LSBMSB, highest byte transmitted first																		
									C	) 63									
		~			ad			8	bit sla	ave	RV	V + 7	bit	-	2 bit dat	-		CRC	
	sync + reserved						address r			regi	ster a	ddr.					CKC		
			0.	7				815		1623			2455			5663			
1	0	1	0			don't d ed in (		SLAVEADDR		-	egister ddress 1		data bytes 3, 2, 1, 0 (high to low byte)			CRC			
0	1	2	۳	4	5	9	7	8		16	:	23	24	1	55	56	:	63	

A sync nibble precedes each transmission to and from the TMC2041 and is embedded into the first transmitted byte, followed by an addressing byte. Each transmission allows a synchronization of the internal baud rate divider to the master clock. The actual baud rate is adapted and variations of the internal clock frequency are compensated. Thus, the baud rate can be freely chosen within the valid range. Each transmitted byte starts with a start bit (logic 0, low level on SWIOP) and ends with a stop bit (logic 1, high level on SWIOP). The bit time is calculated by measuring the time from the beginning of start bit (1 to 0 transition) to the end of the sync frame (1 to 0 transition from bit 2 to bit 3). All data is transmitted byte wise. The 32 bit data words are transmitted with the highest byte first.

A minimum baud rate of 9000 baud is permissible, assuming 20 MHz clock (worst case for low baud rate). Maximum baud rate is  $f_{CLK}/16$  due to the required stability of the baud clock.

The slave address is determined by the register *SLAVEADDR*. If the external address pin NEXTADDR is set, the slave address becomes incremented by one.

The communication becomes reset if a pause time of longer than 63 bit times between the start bits of two successive bytes occurs. This timing is based on the last correctly received datagram. In this case, the transmission needs to be restarted after a failure recovery time of minimum 12 bit times of bus idle time. This scheme allows the master to reset communication in case of transmission errors. Any pulse on an idle data line below 16 clock cycles will be treated as a glitch and leads to a timeout of 12 bit times, for which the data line must be idle. Other errors like wrong CRC are also treated the same way. This allows a safe re-synchronization of the transmission after any error conditions. Remark, that due to this mechanism, an abrupt reduction of the baud rate to less than 15 percent of the previous value is not possible.

Each accepted write datagram becomes acknowledged by the receiver by incrementing an internal cyclic datagram counter (8 bit). Reading out the datagram counter allows the master to check the success of an initialization sequence or single write accesses. Read accesses do not modify the counter.

### 5.1.2 Read Access

	UART READ ACCESS REQUEST DATAGRAM STRUCTURE															
	each byte is LSBMSB, highest byte transmitted first															
sync + reserved							8 bi	t slave addr	ess		RW + 7 bit register CRC address					
			0.	7					815			1623 2431				
1	0	1	0		erved ( includ			SLAVEADDR			register address			CRC		
0	1	2	3	4	5	9	7	8	:	15	16	I	23	24		31

The read access request datagram structure is identical to the write access datagram structure, but uses a lower number of user bits. Its function is the addressing of the slave and the transmission of the desired register address for the read access. The TMC2041 responds with the same baud rate as the master uses for the read request.

In order to ensure a clean bus transition from the master to the slave, the TMC2041 does not immediately send the reply to a read access, but it uses a programmable delay time after which the first reply byte becomes sent following a read request. This delay time can be set in multiples of eight bit times using *SENDDELAY* time setting (default=8 bit times) according to the needs of the master. In a multi-slave system, set *SENDDELAY* to min. 2 for all slaves. Otherwise a non-addressed slave might detect a transmission error upon read access to a different slave.

	UART READ ACCESS REPLY DATAGRAM STRUCTURE																		
	each byte is LSBMSB, highest byte transmitted first																		
	0 63																		
sync + reserved								bit sla ddres	-		V + 7 ster a		3	32 bit data CRC					
			0.	7					815 1623		2455		5663						
1	0	1	0		reserv	ved (0)		0xFF		-	register 0 address		data bytes 3, 2, 1, 0 (high to low byte)			CRC			
0	1	2	3	4	5	6	7	8	:	15	16		23	24	I	55	56	:	63

The read response is sent to the master using address code %1111. The transmitter becomes switched inactive four bit times after the last bit is sent.

Address %11111111 is reserved for read accesses going to the master. A slave cannot use this address.

#### ERRATA IN READ ACCESS

A known bug in the UART interface implementation affects read access to registers that change during the access. While the SPI interface takes a snapshot of the read register before transmission, the UART interface transfers the register directly MSB to LSB without taking a snapshot. This may lead to inconsistent data when reading out a register that changes during the transmission. Further, the CRC sent from the driver may be incorrect in this case (but must not), which will lead to the master repeating the read access. As a workaround, it is advised not to read out quickly changing registers like XACTUAL, MSCNT or X\_ENC during a motion, but instead first stop the motor or check the position\_reached flag to become active, and read out these values afterwards. If possible, use X\_LATCH and ENC\_LATCH for a safe readout during motion (e.g. for homing). As the encoder cannot be guaranteed to stand still during motor stop, only a dual read access and check for identical result ensures correct X\_ENC read data. Therefore it is advised to use the latching function instead. Use the vzero and velocity\_reached flag rather than reading VACTUAL.

## 5.2 CRC Calculation

An 8 bit CRC polynomial is used for checking both read and write access. It allows detection of up to eight single bit errors. The CRC8-ATM polynomial with an initial value of zero is applied LSB to MSB, including the sync- and addressing byte. The sync nibble is assumed to always be correct. The TMC2041 responds only to correctly transmitted datagrams containing its own slave address. It increases its datagram counter for each correctly received write access datagram.

$$CRC = x^8 + x^2 + x^1 + x^0$$

#### SERIAL CALCULATION EXAMPLE

CRC = (CRC << 1) OR (CRC.7 XOR CRC.1 XOR CRC.0 XOR [new incoming bit])

#### C-CODE EXAMPLE FOR CRC CALCULATION

```
void swuart calcCRC(UCHAR* datagram, UCHAR datagramLength)
  int i,j;
  UCHAR* crc = datagram + (datagramLength-1); // CRC located in last byte of message
  UCHAR currentByte;
  *crc = 0;
  for (i=0; i<(datagramLength-1); i++) {</pre>
                                                // Execute for all bytes of a message
                                                 \ensuremath{{//}} Retrieve a byte to be sent from Array
    currentByte = datagram[i];
    for (j=0; j<8; j++) {</pre>
      if ((*crc >> 7) ^ (currentByte&0x01)) // update CRC based result of XOR operation
      {
        * crc = (* crc << 1) ^ 0 x 07;
      else
      {
        *crc = (*crc << 1);
      }
      currentByte = currentByte >> 1;
     // for CRC bit
  } // for message byte
```

### 5.3 UART Signals

The UART interface on the TMC2041 has following signals:

TMC2041 UART	TMC2041 UART INTERFACE SIGNALS							
SWIOP	Non-inverted data input and output							
SWION	Inverted data input and output for use in differential transmission. Can be left open in a 5V IO voltage system. Tie to the half IO level voltage for best performance in a 3.3V single wire non-differential application.							
NEXTADDR	Address increment pin for sequential addressing scheme							
SDO	Configuration input: Tie low for standard mode!							

In UART mode (SW\_SEL high) the slave checks the single wire SWIOP and SWION for correctly received datagrams with its own address continuously. Both signals are switched as input during this time. It adapts to the baud rate based on the sync nibble, as described before. In case of a read access, it switches on its output drivers on SWIOP and SWION and sends its response using the same baud rate.


## 5.4 Addressing Multiple Slaves

#### ADDRESSING ONE OR TWO SLAVES

If only one or two TMC2041 are addressed by a master using a single UART interface, a hardware address selection can be done by *setting the NEXTADDR pins to different levels*.

#### ADDRESSING UP TO 255 SLAVES

A different approach can address any number of devices by using the input NEXTADDR as a selection pin. Addressing up to 255 units is possible.




#### EXAMPLE FOR ADDRESSING UP TO 255 TMC2041

Addressing phase 1:	address 0, IO0 is high-Z	address 1	address 1
Addressing phase 2:	program to address 254 & set IO0 low	address 0, IO0 is high-Z	address 1
Addressing phase 3:	address 254	program to address 253 & set IO0 low	address 0
Addressing phase 4:	address 254	address 253	program to address 252 & set IO0 low
Addressing phase X:	continue procedure		

#### Figure 5.1 Addressing multiple TMC2041 via single wire interface using chaining

Proceed as follows:

- Tie the NEXTADDR pin of your first TMC2041 to GND.
- Interconnect one of the general purpose IO-pins of the first TMC2041 to the next drivers NEXTADDR pin using an additional pull-up resistor. Connect further drivers in the same fashion.
- Now, the first driver responds to address 0. Following drivers are set to address 1.
- Program the first driver to its dedicated slave address. Note: once a driver is initialized with its slave address, its general purpose output, which is tied to the next drivers NEXTADDR has to be programmed as output and set to 0.
- Now, the second driver is accessible and can get its slave address. Further units can be programmed to their slave addresses sequentially.



#### Figure 5.2 Addressing multiple TMC2041 via differential interface, additional filtering for NEXTADDR

A different scheme (not shown) uses bus switches (like 74HC4066) to connect the bus to the next unit in the chain without using the NAI input. The bus switch can be controlled in the same fashion, using the NAO output to enable it (low level shall enable the bus switch). Once the bus switch is enabled it allows addressing the next bus segment. As bus switches add a certain resistance, the maximum number of nodes will be reduced.

It is possible to mix different styles of addressing in a system. For example a system using two boards with each two TMC2041 can have both devices on a board with a different level on NEXTADDR, while the next board is chained using analog switches separating the bus until the drivers on the first board have been programmed.

## 6 Register Mapping

This chapter gives an overview of the complete register set. Some of the registers bundling a number of single bits are detailed in extra tables. The functional practical application of the settings is detailed in dedicated chapters.

Note

All registers become reset to 0 upon power up, unless otherwise noted.
Add 0x80 to the address Addr for write accesses!

NOTATION OF HEXADECIMAL AND BINARY NUMBERS	
0x	precedes a hexadecimal number, e.g. 0x04
%	precedes a multi-bit binary number, e.g. %100

NOTATION OF R/W FIELD	
R	Read only
W	Write only
R/W	Read- and writable register
R+C	Clear upon read

#### **OVERVIEW REGISTER MAPPING**

REGISTER	DESCRIPTION
General Configuration Registers	These registers contain - global configuration - global status flags - slave address configuration
	- and I/O configuration
Current Setting	This register set offers registers for - driver current control and hold current
Motor Driver Register Set	This register set offers registers for - chopper and driver configuration - coolStep and stallGuard2 configuration

#### 24

6.1	General	Configuration	Registers
-----	---------	---------------	-----------

GENER	AL CONFIG	GURAT	ON REGISTERS	(0x000x0F)			
R/W	Addr	n	Register	Description <i>I bit names</i>			
			-	Bit GSTAT – Global status flags			
R+C	0x01	4	GSTAT	<ul> <li><i>reset</i> <ol> <li>Indicates that the IC has been reset since the last read access to <i>GSTAT</i>. All registers have been cleared to reset values.</li> <li><i>drv_err1</i> <ol> <li>Indicates, that driver 1 has been shut down due to overtemperature or short circuit detection since the last read access. Read <i>DRV_STATUS1</i> for details. The flag can only be reset when all error conditions are cleared.</li> </ol> </li> </ol></li></ul>			
				<ul> <li>2 drv_err2         <ol> <li>Indicates, that driver 2 has been shut down due to overtemperature or short circuit detection since the last read access. Read DRV_STATUS2 for details. The flag can only be reset when all error conditions are cleared.</li> <li>3 uv_cp</li></ol></li></ul>			
R	0x02	8	IFCNT	Interface transmission counter. This register becomes incremented with each successful UART interface write access. It can be read out to check the serial transmission for lost data. Read accesses do not change the content. Disabled in SPI operation. The counter wraps around from 255 to 0.			
				Bit SLAVECONF			
W	0x03	8+4	SLAVECONF	<ul> <li>70 SLAVEADDR: Sets the address of unit for the UART interface. The address becomes incremented by one when the external address pin NEXTADDR is active. Range: 0-253 (254), default=0 In ring mode, 0 disables forwarding.</li> <li>118 SENDDELAY: 0, 1: 8 bit times (not allowed with multiple slaves) 2, 3: 3*8 bit times 4, 5: 5*8 bit times 6, 7: 7*8 bit times 8, 9: 9*8 bit times 10, 11: 11*8 bit times 12, 13: 13*8 bit times 14, 15: 15*8 bit times</li> <li>Bit INPUT</li> </ul>			
R	0x04	9 + 8	INPUT	BitINPUTReads the digital state of all input pins available plus the state of IO pins set to output.0io0_in: IO0 polarity1io1_in: IO1 polarity2io2_in: IO2 polarity3io3_in: IO3 polarity4iop_in: IOP pin polarity (always input in SPI mode)5ion_in: ION pin polarity (always input in SPI mode)6nextaddr_in: NEXTADDR pin polarity7drv_enn_in: DRV_ENN pin polarity8sw_comp_in: UART input comparator (1: IOP voltage is above ION voltage). The accuracy is about 20mV.			