mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





TMC22x5yA Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit

Features

- Very high performance, low cost
- · Adaptive comb-based decoding
- Multiple pin-compatible versions - 3-line, 2-line, and band-split
- 8- and 10-bit processing
- Internal digital linestores
- Supports NTSC/PAL field and NTSC frame based decoding
- Multiple input formats - CCIR-601/624 (D1), D2, CVBS, YC
- Multiple output formats - CCIR-601/624 (D1), RGB, YC_BC_R
- 10-18 Mpps data rate
- Parallel and serial control interface
- Single +5V power supply

Applications

- Studio television equipment
- Personal computer video input
- MPEG and JPEG compression inputs

Description

The TMC22x5yA family of Digital Video Decoders offers unprecedented, broadcast-quality video processing performance in a single chip. It accepts line-locked or subcarrierlocked composite, YC, or D1 digital video and produces digital components in a variety of formats.

An internal three-line adaptive comb decoder structure produces optimal picture quality with a wide range of source material. NTSC/PAL field and NTSC frame based decoding is supported with external memory. Full comb programmability allows the user to tailor the decoder's response to a particular systems goals.

A family of products offers 3-line, 2-line, and simple decoders in 8-bit and 10-bit versions—all in a pin and softwarecompatible format. Serial and parallel control ports are provided. These submicron CMOS devices are packaged in a 100-lead Metric Quad Flat Pack (MQFP).

Related Products

- TMC22071 Genlocking Video Digitizer
- TMC22x9x 8 bit Digital Video Encoders
- TMC2081 Digital Video Mixer
- TMC3003 Triple 10-bit D/A Converter
- TMC1185 10 bit A/D converter
- TMC2192 10 bit video encoder
- TMC2072 Enhanced Genlocking Video Digitizer



Block Diagram

Table of Contents

Features	1
Applications	1
Description	1
Block Diagram	1
Contents	2
List of Tables and Figures	3
General Description	4
Input Processor	4
Adaptive Comb Filter	4
Output Processor	5
Parallel and Serial Microprocessor Interfaces	5
Pin Assignments	5
Pin Descriptions	6
Control Register Map	8
Control Register Definitions	11
Decoder Introduction	40
YC Separation	40
Comb Filter Architecture for YC Separation	41
YC Line-Based Comb Filters	42
D1 Line-Based Comb Filters	42
NTSC Frame and Field Based Decoders	42
Composite Frame-Based Comb Filters	42
Composite Field-Based Comb Filters	42
PAL Field Comb Decoders	42
Composite PAL Field Comb Filters	42
The TMC22x5yA Comb Filter Architecture	43
TMC22x5yA Functional Description	44
Input Processor	
Bandsplit Filter (BSF)	
Comb Filter Input	45
Adaptive Comb Filter	47
Comb Fails	
Comb Fail Detection	
Generation of the Comb Fail Signals	50
Luma Error Signals	50
Hue and Saturation Error Signals	50
Picture Correlation	50
Adapting the Comb Filter	
ALUI	
Digital Burst Locked Loop	
Color Kill Counter	
PAL Color Frame Bit	
Hue Control	
System Monitoring of the Burst Loop Error	

Clamp Circuit	55
Pedestal Removal	55
Clamp Generator	55
Luma Notch Filter	56
Matrix	56
Programmable U Scalar	56
Programmable V Scalar	56
Programmable Y Scalar	56
Programmable MS Scalar	56
Fixed (B-Y) and (R-Y) Scalars	56
Y Offset	57
Matrix Limiters	57
Examples of Output Matrix Operation	57
Simple Luma Color Correction	58
C _B C _R MSB Inversion	58
Output Rounding	58
Output Formats	58
Decimating CBCR Data	58
Multiplexed YCBCR Output (TRS Words Inserted).	58
YC Outputs	58
The LDV Clock	58
Svnc Pulse Generator	59
-,	
Internal Field and Line Numbering Scheme	59
Internal Field and Line Numbering Scheme Timing Parameters	59 61
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming	59 61 61
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming Horizontal Timing	59 61 61 61
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters	59 61 61 61 61
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking	59 61 61 61 61 62
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation	59 61 61 61 61 62 65
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement	59 61 61 61 62 65 65
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab	59 61 61 61 62 65 65 65
Internal Field and Line Numbering Scheme	59 61 61 61 62 65 65 65 67
Internal Field and Line Numbering Scheme	59 61 61 61 62 65 65 65 67 67
Internal Field and Line Numbering Scheme	59 61 61 61 62 65 65 65 67 67 68
Internal Field and Line Numbering Scheme Timing Parameters	59 61 61 61 62 65 65 65 67 67 68 68 71
Internal Field and Line Numbering Scheme Timing Parameters Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings	59 61 61 61 62 65 65 67 67 68 71 72
Internal Field and Line Numbering Scheme Timing Parameters	59 61 61 61 62 65 65 67 67 68 71 72 72
Internal Field and Line Numbering Scheme	59 61 61 61 61 62 65 65 67 67 68 71 72 73
Internal Field and Line Numbering Scheme Timing Parameters	59 61 61 61 61 62 65 65 67 68 71 72 73 75
Internal Field and Line Numbering Scheme Timing Parameters	59 61 61 61 62 65 65 65 67 68 71 72 73 76 76
Internal Field and Line Numbering Scheme	59 61 61 61 62 65 65 65 67 67 68 71 72 73 75 76 76
Internal Field and Line Numbering Scheme	59 61 61 61 62 65 65 65 67 67 68 71 72 73 75 76 77 81
Internal Field and Line Numbering Scheme Timing Parameters	59 61 61 61 62 65 65 67 67 71 72 73 76 77 78

List of Tables and Figures

Table 1.	TMC22x5yA Decoder Family 4
Table 2.	Normalized Subcarrier Frequency
	as a Function of Pixel Data Rates 45
Table 3.	Comb Filter Architecture 48
Table 4.	Simple Example of an Adaptive
	Comb Filter Architecture 48
Table 5.	Adaption Modes 51
Table 6.	XLUT Input Selection 52
Table 7.	XLUT Output Function 52
Table 8.	XLUT Special Function Definitions 52
Table 9.	PAL-B,G,H,I Bruch
	Blanking Sequence 53
Table 10.	PAL-M Bruch Blanking Sequence 54
Table 11.	Blanking Level Selection 55
Table 12.	Adaptive Notch Threshold Control 55
Table 13.	Matrix Limiters57
Table 14.	Output Format 58
Table 15.	NTSC Field and Line Numbering 59
Table 16.	PAL B,G,H,I Field and
	Line Numbering 59
Table 17.	PAL M Field and Line Numbering 59
Table 18.	Vertical Blanking Period 60
Table 19.	Vertical Burst Blanking Period60
Table 20.	Table of Line Idents, LID[4:0] 60
Table 21.	Timing Offsets 61
Table 22.	PAL VINDO operation
Table 23.	Pixel Grab Control66
Table 24.	Parallel Port Control67
Table 25.	Serial Port Addresses 69
Figure 1.	Logic Symbol4
Figure 2.	Pixel Data Format 4
Figure 3.	Fundamental Decoder
	Block Diagram 40
Figure 4.	Comparison of the Frequency
	Spectrum of NTSC and PAL
	Composite Video Signals 40
Figure 5.	Examples of Notch and Bandpass
	Filters
Figure 6.	
Figure 7.	Chrominance Vector Rotation in
	PAL and NTSC 42
Figure 8.	Chrominance Vector Rotation Over
-	4 Fields in NTSC 42
Figure 9.	Chrominance Vector Rotation Over
	4 Fields in PAL
Figure 10.	TMC22x5yA Line Based Comb
	Filter Architecture 43

Figure 11.	Input Processor 44
Figure 12.	Complementary Bandsplit Filter 44
Figure 13.	Bandsplit Filter, Full Frequency
3	Response
Figure 14.	Bandsplit Filter, Passband
J	Response
Figure 15.	Block Diagram of Comb Filter Input 46
Figure 16.	Signal Flow Around the Adaptive
3	Comb Filter
Figure 17.	Example of a Comb Fail Using a NTSC
•	Two Line Comb Filter 49
Figure 18.	Generation of Upper and Lower Comb
	Fail Signals 50
Figure 19.	Comb Filter Selection51
Figure 20.	XLUT Input Selection 52
Figure 21.	Block Diagram of Digital Burst
	Locked Loop 53
Figure 22.	Gaussian Low Pass Filters 54
Figure 23.	Gaussian LPF Passband Detail 54
Figure 24.	Output Processor Block Diagram 55
Figure 25.	Adaptive Notch Filters 56
Figure 26.	Luminance Notch Filter 56
Figure 27.	Horizontal Timing 61
Figure 28.	External HSYNC and VSYNC Timing
	for Field 1(3, 5, or 7) 62
Figure 29.	NTSC Vertical Interval 62
Figure 30.	PAL-B,G,H,I,N Vertical Interval
Figure 31.	PAL-M Vertical Interval63
Figure 32.	Pixel Grab Locations64
Figure 33.	Relationship Between Pixel Count
	and Pixel Grab Value65
Figure 34.	Microprocessor Parallel Port –
	Write Timing
Figure 35.	Microprocessor Parallel Port –
	Read Timing
Figure 36.	Serial Port Read/Write Timing69
Figure 37.	Serial Interface –
	Typical Byte Transfer70
Figure 38.	Equivalent Digital Input Circuit
Figure 39.	Equivalent Digital Output71
Figure 40.	Threshold Levels for Three-state71
Figure 41.	Input Timing Parameters72
Figure 42.	Functional Block Diagram of the
	TMC22x5yA G/Y, B/U, and R/V Output
	Stage
Figure 43.	Output Timing Parameters74

General Description

The TMC22x5yA digital decoder can be used as a universal input to digital video processing systems by decoding digital composite video and transcoding digital component inputs into a common data format.

The digital comb filter decoder implements one of sixteen comb filter architectures to produce luminance and color difference component signals which are virtually free of the cross-color and cross-luminance artifacts associated with simple bandsplit filter decoders.

	ТМ	C221	5yA	ТМ	C220	5yA
Function	3	2	1	3	2	1
10-bit Data	~	~	~			
8-bit Data	~	~	~	~	~	~
D1 Interface	~	~	~	~	~	~
Line-Locked Mode	~	~	~	~	~	~
fSC-Locked Mode	~	~	~	~	~	~
Genlock Mode	~	~	~	~	~	~
NTSC Frame Comb	~			~		
NTSC/PAL Field Comb	~			~		
3-Line Comb	~			~		
2-Line Comb	~	~		~	~	
Line Grab	~	~		~	~	
Pixel Grab	~	~	~	~	~	~

Table 1. TMC22x5yA Decoder Family

Because the cost/performance tradeoff varies among applications, the TMC22x5yA decoder has been developed as a family of six parts. They are all assembled in the same package, and fit the same footprint. The register maps are identical.



Figure 1. Logic Symbol

The devices come in 8- and 10-bit resolution versions (see Figure 2 for data alignment between 8- and 10-bit versions). Within each resolution version there are three models, offering three-line adaptive comb filtering, two-line adaptive

comb filtering, and simple decoding. The TMC22153A 10-bit three-line comb filter can be programmed to emulate any of the other parts. All prototyping can be performed with this version to evaluate performance tradeoffs, and lower-cost versions are easily substituted in production.

Input Processor

The digitized video and clocks provided to the decoder can be either locked to the line frequency or the subcarrier frequency of the digitized waveform, providing broadcast quality decoding from the NTSC square pixel rate of 12.27 MHz to the PAL four times subcarrier pixel rate of 17.73 MHz.

MSB					LSB	
VA9 VB9 G/Y9 B/CB9 R/CR9	VA8 VB8 G/Y8 B/CB8 R/CR8	•••	VA2 VB2 G/Y2 B/CB2 R/CR2	VA1 VB1 G/Y1 B/CB1 R/CR1	VA0 VB0 G/Y0 B/CB0 R/CR0	10 bit
VA9 VB9 G/Y9 B/CB9 R/CR9	VA8 VB8 G/Y8 B/CB8 R/CR8	•••	VA2 VB2 G/Y2 B/CB2 R/CR2	N/C N/C N/C N/C N/C	N/C N/C N/C N/C N/C	8 bit

Figure 2. Pixel Data Format

Inputs containing embedded GRS (Fairchild Video Input Processors), TRS words (D1 multiplexed component signals), and TRS-ID words (deserialized D2 signals) can be used to lock the internal horizontal and vertical state machines to the embedded information. If this information is not provided, external horizontal and vertical syncs are required for all line-locked input formats, and are optional for NTSC inputs locked to four times the subcarrier (4*Fsc). A simple sync separator is provided for digitized inputs locked to the subcarrier frequency: the internal sync separator locks to the mid point of syncs during the vertical field group, then flywheels during the active portion of the field. For this reason, the DHSYNC and DVSYNC operations are not guaranteed in subcarrier mode.

Adaptive Comb Filter

The line based adaptive comb filter in the TMC22x5yA adds or subtracts the high frequency data from three adjacent field lines to produce the average of the high frequency luminance by canceling the chrominance signals, which in flat fields of color are 180 degrees apart. Unfortunately flat fields of color are rare and, when vertical transitions in the picture occur, the output of the comb filter contains a mixture of both high frequency luminance and chrominance, at which time the comb fails. To avoid the comb filter artifacts that occur when this happens, three sets of error signals are sent to a user-programmable lookup table, allowing the output of the comb filter to be mixed with the output of an internal bandsplit decoder.

To produce these comb fail error signals, the video on each of the inputs to the comb filter is passed through a simple bandsplit decoder. The low-frequency portion of the signal is assumed to be luminance and the high frequency portion is processed as chrominance to find the magnitude and phase of the chrominance vector. These three components are then compared across the (OH & 1H) and (1H & 2H) taps of the comb filter to produce the difference in luminance, chrominance magnitude, and chrominance phase. These differences are then translated in the user-programmable lookup table to produce the "K" signal which controls the complementary mix between the output of the comb filter and the simple bandsplit decoder. That is, the "K" signals controls how much of the combed high frequency luminance signal is subtracted from the simple bandsplit chrominance for chroma combs, or added to the low frequency output of the bandsplit for luma comb filters.

Output Processor

The demodulated chrominance signal and the luminance signal are passed through a programmable output matrix, producing RGB, YUV, or YC_BC_R. When the clock is at 27MHz, a D1 signal can be produced on the R/V output with the embedded TRS words fixed to the external $\overline{\text{HSYNC}}$ and $\overline{\text{VSYNC}}$ timing.

Parallel and Serial Microprocessor Interfaces

The parallel microprocessor interface employs 12 pins, the serial port uses 5. A single pin, $\overline{\text{SER}}$, selects between the two interface modes.

In parallel interface mode, one address line is decoded for access to the internal control register and its pointer. Controls are reached by loading a desired address through the 8-bit D7-0 port, followed by the desired data (read or write) for that address. The control register address pointer auto-increments to address 3Fh and then remains there.

A 2-line serial interface may also be used for initialization and control. The same set of registers accessed by the parallel port is available to the serial port. The device address in the serial interface is selected via pins SA₂₋₀.

The **RESET** pin sets all internal state machines to their initialized conditions and places the decoder in a power-down mode. All register data are maintained while in power-down mode.

Pin Assignments



Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	G/Y ₁	26	R/Cr1	51	RESET	76	GND
2	G/Y ₀	27	R/Cr0	52	SET	77	VIDEOA0
3	LDV	28	GND	53	SER	78	VIDEOA1
4	GND	29	V _{DD}	54	SA ₀	79	VIDEOA ₂
5	VDD	30	DREF	55	SA1	80	VIDEOA ₃
6	B/Cb9	31	FID ₀	56	SA ₂	81	VIDEOA4
7	B/Cb ₈	32	FID ₁	57	GND	82	VIDEOA5
8	B/Cb7	33	FID ₂	58	SDA	83	VIDEOA ₆
9	B/Cb ₆	34	DHSYNC	59	SCL	84	VIDEOA7
10	B/Cb ₅	35	DVSYNC	60	CS	85	VIDEOA8
11	B/Cb ₄	36	D ₀	61	R/W	86	VIDEOA9
12	B/Cb ₃	37	D1	62	A ₀	87	MASTER ₀
13	B/Cb ₂	38	D ₂	63	A ₁	88	MASTER1
14	B/Cb1	39	GND	64	GND	89	CLOCK
15	B/Cb ₀	40	VDD	65	Vdd	90	GND
16	GND	41	D ₃	66	VIDEOB0	91	V _{DD}
17	V _{DD}	42	D4	67	VIDEOB1	92	GND
18	R/Cr9	43	D_5	68	VIDEOB ₂	93	G/Y ₉
19	R/Cr8	44	D ₆	69	VIDEOB3	94	G/Y ₈
20	R/Cr7	45	D7	70	VIDEOB4	95	G/Y7
21	R/Cr6	46	GND	71	VIDEOB5	96	G/Y ₆
22	R/Cr5	47	VDD	72	VIDEOB6	97	G/Y ₅
23	R/Cr4	48	HSYNC	73	VIDEOB7	98	G/Y ₄
24	R/Cr ₃	49	VSYNC	74	VIDEOB8	99	G/Y ₃
25	R/Cr ₂	50	BUFFER	75	VIDEOB9	100	G/Y ₂

Pin Descriptions

Pin Name	Pin Number	Value	Pin Function Description
Inputs			
VIDEOA9-0	86, 85, 84, 83, 82, 81, 80, 79, 78, 77	TTL	Video input A. An 8 or 10 bit data input to the input multiplexer. For 8-bit versions (TMC2205yA) the data are left-justified (VIDEOA9-2).
VIDEOB9-0	75, 74, 73, 72, 71, 70, 69, 68, 67, 66	TTL	Video input B. An 8 or 10 bit data input to the input multiplexer. For 8-bit versions (TMC2205yA) the data are left-justified (VIDEOB ₉₋₂).
VSYNC	49	TTL	Vertical sync input. A vertical sync signal (active low) occurring at the start of the first vertical sync pulse in a vertical field group. A falling edge of \overrightarrow{VSYNC} which is coincident with a falling edge of \overrightarrow{HSYNC} indicates field 1. This signal is active only when $\overrightarrow{SPGIP}_{1-0} = 00$.
HSYNC	48	TTL	Horizontal sync input. A horizontal sync signal (active low) occurring at the falling edge of the video sync. This signal is active only when $SPGIP_{1-0} = 00$.
MASTER1-0	88, 87	TTL	Master decoder control.
			 Adaptive comb decoder Simple bandsplit decoder Reserved Flat notched luma and simple bandsplit chroma
BUFFER	50	TTL	Control register select. This signal switches between two sets of registers which control the gain or hue values in the output matrix. When BUFFER = 0, registers 17-1F are active. When BUFFER = 1, registers 27-2F take control.
CLOCK	89	TTL	Master processing clock. The clock signal can either be at twice the pixel data rate in the line locked modes, or at four times the subcarrier frequency in the subcarrier mode. The interpretation of the CLOCK signal is set by the CKSEL register bit.
SET	52	TTL	Programmable function pin. The function specified by the SET register is active when \overline{SET} is low. The decoder returns to its previous operation when \overline{SET} goes high.
Outputs			
G/Y ₉₋₀	93, 94, 95, 96, 97, 98, 99, 100, 1, 2	TTL	Green or Luminance digital output. For 8-bit versions (TMC2205yA) the data are left-justified (G/Y9-2).
B/C _{B9-0}	6, 7, 8, 9, 10, 11, 12, 13, 14, 15	TTL	Blue or C_B digital output. For 8-bit versions (TMC2205y) the data are left-justified (B/CB 9-2).
R/CR9-0	18, 19, 20, 21, 22, 23, 24, 25, 26, 27	TTL	Red or C_R digital output. For 8-bit versions (TMC2205yA) the data are left-justified (R/C _{R 9-2}).
DVSYNC	35	TTL	Vertical sync output. The DVSYNC signal occurs once per field and lasts for 1 video line.
DHSYNC	34	TTL	Horizontal sync output. The DHSYNC signal occurs once per line and lasts for 64 clock periods.
LDV	3	TTL	Data synchronization output. LDV can be an internally or externally generated clock signal. The internal LDV signal is produced when the CLOCK input is at twice the pixel data rate (PXCK); and is a pixel data rate clock phase locked to the falling edge of the HSYNC. The external LDV can be selected under software control, and must be at the CLOCK, or a sub multiple of the CLOCK, frequency.

Pin Descriptions (cont.)

Pin Name	Pin Number	Value	Pin Function Description
DREF	30	TTL	Decoder reference signal. This is a dual function pin, controlled by register 24, that can function as an active video output indicator or output as a clamp pulse. When set to the active video output function, the DREF pin is HIGH during the video portion of each line and LOW during the horizontal and vertical blanking levels. When set to output a clamp pulse, the clamp pulse is controlled by register 24 and 25 allowing a user to program when a 0.5 μ Sec pulse is output relative to HSYNC.
FID2-0	33, 32, 31	TTL	Field identification output. A 3 bit field ident from the DRS signal.
μP Interface			
D7-0	45, 44, 43, 42, 41, 38, 37, 36	TTL	Parallel control port data I/O. All control parameters are loaded into and read back over this 8 bit data port.
A1-0	63, 62	TTL	Parallel control port address inputs. These pins govern whether the microprocessor interface selects a table/register address or reads/ writes table/register contents.
CS	60	TTL	Parallel control port chip select. When \overline{CS} is high the microprocessor interface port, D ₇₋₀ , is set to HIGH impedance and ignored. When \overline{CS} is LOW, the microprocessor can read or write parameters over D ₇₋₀ .
R/W	61	TTL	Parallel control port read/write control. When $\overline{R/W}$ and \overline{CS} are LOW, the microprocessor can write to the control registers or XLUT over D ₇₋₀ . When $\overline{R/W}$ is HIGH and \overline{CS} is LOW, it can read the contents of any selected XLUT address or control register over D ₇₋₀ .
RESET	51	TTL	Chip master reset. Bringing RESET LOW sets the software reset control bit, SRESET, LOW and disables the digital outputs. If HRESET is LOW the decoder outputs remain disabled after RESET goes HIGH until the SRESET bit is set high by the host. If HRESET is HIGH when RESET goes HIGH the decoder the internal state machines are enabled.
SER	53	TTL	Serial/parallel interface select. This pin will select between a parallel (HIGH) or serial (LOW) interface port.
SDA	58	R-Bus	Serial data interface. Bi-directional serial interface to the control port.
SCL	59	R-Bus	Serial interface clock.
SA2-0	56, 55, 54	TTL	Serial Address. Three bits providing the lsbs of the serial chip ID used to identify the decoder.
Power Supp	ly		
VDD	5, 17, 29, 40, 47, 65, 91	+5 V	Power Supply. Positive power supply for digital circuits, +5V.
GND	4, 16, 28, 39, 46, 57, 64, 76, 90, 92	0.0 V	Ground. Ground for digital circuits, 0V.

Control Register Map

The TMC22x5yA is initialized and controlled by a set of registers which determine the operating modes.

An external controller is employed to write and read the Control Registers through either the 8-bit parallel or 2-line serial interface port. The parallel port, D7-0, is governed by pins \overline{CS} , $\overline{R/W}$, and A₁₋₀. The serial port is controlled by SDA and SCL.

Reg	Bit	Name	Function				
Global Control							
00	7	SRST	Software reset				
00	6	HRST	Hardware reset				
00	5-3	SET	SET pin function				
00	2	DHVEN	Output H&V sync enable				
00	1-0	STD	Selects video standard				
		Input Proce	essor Control				
01	7		reserved, set to zero				
01	6	IPMUX	Input mux control				
01	5	IP8B	8 bit input format				
01	4	TDEN	TRS detect enable				
01	3	TBLK	TRS blank enable				
01	2	IPCMSB	Chroma input msb invert				
01	1	ABMUX	AB mux control				
01	0	CKSEL	Input clock rate select				
		Burst Lo	op Control				
02	7	BLLRST	BLL auto. reset enable				
02	6	VIPEN	Video Input Processor enable				
02	5-4	LOCK	Global lock mode				
02	3	BLM	BLL lock mode				
02	2	KILD	Color kill disable				
02	1	DMODBY	Demod bypass				
02	0	CINT	CBCR interpolation enable				
		Chroma Pro	cessor Control				
03	7-5	BLFS	Burst loop filter select				
03	4	CCEN	Chroma coring enable				
03	3-2	CCOR	Chroma coring threshold				
03	1	GAUBY	Gaussian filter bypass				
03	0	GAUSEL	Gaussian filter select				
		Burst T	hreshold				
04	7-0	BTH	Burst threshold				
		Peo	lestal				
05	7-0	PED	Pedestal level				

Reg	Bit	Name	Function				
Luma Processor Control							
06	7-6		reserved, set to zero				
06	5	ANEN	Adaptive notch enable				
06	4	ANR	Adaptive notch rounding				
06	3-2	ANT	Adaptive notch threshold				
06	1	ANSEL	Adaptive notch select				
06	0	NOTCH	Notch enable				
		Comb Proce	essor Control				
07	7	LS1BY	Line store 1 bypass				
07	6	LS1IN	Line store 1 input				
07	5	LS2DLY	Line store 2 delay				
07	4	SPLIT	Line store 2 data width				
07	3	BSFBY	Bandsplit filter bypass				
07	2	BSFSEL	Bandsplit filter select				
07	1	BSFMSB	Inverts msb of bandsplit filter				
07	0	GRSDLY	Delays input to GRS decode by 1H				
		Mid-Sy	nc Level				
08	7-0	MIDS	Mid-sync level				
		Extend	ded DRS				
09	7-4	PCKF	Clock rate				
09	3-0	VSTD	Video standard				
Output Control							
0A	7	OP8B	Output rounded to 8 bits				
0A	6-5	OPLMT	Output limit select				
0A	4-3	MSEN	Mixed sync enable				
0A	2	OPCMSB	Chroma output msb invert				
0A	1	YBAL	Luma color correction				
0A	0	BUREN	Output burst enable				
0B	7	FMT422	Enables CBCR output mux				
0B	6	CDEC	CBCR decimation enable				
0B	5	YUVT	Enables D1 output				
0B	4-2		reserved, set to zero				
0B	1	DRSEN	DRS output enable				
0B	0	DRSCK	DRS data rate				
		Comb Fil	ter Control				
0C	7-6	ADAPT	Adaption mode				
0C	5	YCES	YC input error signal control				
0C	4	YCSEL	luma/chroma comb filter select				
0C	3-0	COMB	Comb filter architecture				

Reg	Bit	Name	Function					
0D	7-6	CEST	Chroma error signal					
			transform					
0D	5	CESG	Chroma error signal gain					
0D	4	YESG	Luma error signal gain					
0D	3	CESTBY	Chroma error signal bypass					
0D	2	XFEN	XLUT filter enable					
0D	1	FAST	Adaption speed select					
0D	0	YWBY	Luma weighting bypass					
0E	7-6	XIP	XLUT input select					
0E	5-4	XSF	XLUT special function					
0E	3-2	YMUX	Y output select					
0E	1-0	CMUX	C output select					
0F	7		reserved, set to zero					
0F	6-5	CAT	Adaption Threshold					
0F	4	DCES	D1 CBCR error signal					
0F	3-2	IPCF	Comb filter input select					
0F	1	YCCOMP	YC or Composite input select					
0F	0	SYNC	Sync processor select					
Sync Pulse Generator								
10 7-0 STS7-0 Sync to sync 8 lsbs								
11	7-0	STB	Sync to burst					
12	7-0	BTV	Burst to video					
13	7-0	AV ₇₋₀	Active video line 8 lsbs					
14	7-6		reserved, set to zero					
14	5-4	AV9-8	Active video line 2 msbs					
14	3		reserved, set to zero					
14	2-0	STS10-8	Sync to sync 3 msbs					
15	7		reserved, set to zero					
15	6-2	VINDO	Number of lines in vertical window					
15	1	VDIV	Action inside VINDO					
15	0	VDOV	Action outside VINDO					
16	7-6		reserved, set to zero					
16	5-4	NFDLY	new field detect delay					
16	3-2	SPGIP	SPG input select					
16	1-0	MSIP	Mixed sync separator input select					
	Ac	Buffered r	egister set 0 FFER pin set LOW					
17	7-0	SG07-0	Msync gain, 8 lsbs					
18	7-0	YG07-0	Y gain, 8 Isbs					
19	7-0	UG07-0	U gain, 8 Isbs					

Rea	Bit	Name	Function		
1A	7-0	VG07-0	V gain. 8 lsbs		
1B	7-6	YG09-8	Y gain, 2 msbs		
1B	5-3	UG010-8	U gain, 3 msbs		
1B	2		reserved. set to zero		
1B	1-0	VG09-8	V gain. 2 msbs		
1C	7-0	YOFF07-0	Y offset, 8 lsbs		
1D	7-3		reserved, set to zero		
1D	2	YOFF08	Y offset, msb		
1D	1-0	SG07-0	Msync gain, 2 msbs		
1E	7-1	SYSPH06-0	7 lsbs of phase		
1E	0	VAXISO	V axis flip		
1F	7-0	SYSPH014-7	8 msbs of phase		
	No	rmalized Sub	carrier Frequency		
20	7-4	FSC ₃₋₀	Bottom 4 bits of fSC		
20	3-0		reserved, set to zero		
21	7-0	FSC11-4	Lower 8 bits of fSC		
22	7-0	FSC19-12	Middle 8 bits of fSC		
23	7-0	FSC27-20	Top 8 bits of fSC		
		Clamp	Control		
24	7	DRFSEL	Clamp pulse enable		
24	6	PFLTBY Phase filter enable			
24	5-4	CLPSEL1-0	Int. clamp selection		
24	3	VCLPEN	Clamp bypass		
24	2-0	BAND ₂₋₀	Clamp offset		
25	7-0	CPDLY7-0	Clamp pulse delay		
		Output For	rmat Control		
26	7-6		reserved, set to zero		
26	5	LDVIO	LDV clock select		
26	4	OPCKS	Output clock select		
26	3	DPCEN	DPC enable		
26	2-0	DPC	Decoder product code		
	Ac	Buffered re tive when BUF	egister set 1 FER pin set HIGH		
27	7-0	SG17-0	Msync gain, 8 lsbs		
28	7-0	YG17-0	Y gain, 8 lsbs		
29	7-0	UG17-0	U gain, 8 lsbs		
2A	7-0	VG17-0	V gain, 8 lsbs		
2B	7-6	YG19-8	Y gain, 2 msbs		
2B	5-3	UG110-8	U gain, 3 msbs		
2B	2		reserved, set to zero		
2B	1-0	VG19-8	V gain, 2 msbs		
2C	7-0	YOFF17-0	Y offset, 8 lsbs		
2D	7-3		reserved, set to zero		

Reg	Bit	Name	Function						
2D	2	YOFF18	Y offset, msb						
2D	1-0	SG17-0	Msync gain, 2 msbs						
2E	7-1	SYSPH16-0	7 lsbs of phase						
2E	0	VAXIS1	V axis flip						
2F	7-0	SYSPH114-7	8 msbs of phase						
	Video Measurement								
30	7		set to zero						
30	6	LGF	Line grab flag						
30	5	LGEN	Line grab enable						
30	4	LGEXT	Ext line grab enable						
30	3		reserved, set to zero						
30	2	PGG	Pixel grab gate						
30	1	PGEN	Pixel grab enable						
30	0	PGEXT	Ext pixel grab enable						
31	7-0	PG7-0	Pixel grab, 8 lsbs						
32	7-0	LG7-0	Line grab, 8 lsbs						
33	7		reserved, set to zero						
33	6-4	FG	Field grab number						
33	3	LG8	Msb of line grab						
33	2-0	PG10-8 Pixel grab, 3 msbs							
34	7-0	GY ₉₋₂ G/Y grab, 8 msbs							
35	7-0	BU9-2 B/U grab, 8 msbs							
36	7-0	RV9-2	R/V grab, 8 msbs						
37	7-6		reserved						
37	5-4	GY ₁₋₀	G/Y grab, 2 lsbs						
37	3-2	BU1-0	B/U grab, 2 lsbs						
37	1-0	RV1-0	R/V grab, 2 lsbs						
38	7-0	Y9-2	Luma grab, 8 msbs						
39	7-0	M9-2	Msync grab, 8 msbs						
ЗA	7-0	U9-2	U grab, 8 msbs						
3B	7-0	V9-2	V grab, 8 msbs						
3C	7-6	Y1-0	Luma grab, 2 lsbs						
3C	5-4	M1-0	Msync grab, 2 lsbs						
3C	3-2	U1-0	U grab, 2 lsbs						
3C	1-0	V1-0	V grab, 2 lsbs						
		Test	Control						
3D	7-0	TEST	Must be set to zero						
3E	7-0	TEST	Must be set to zero						
		Vertical Bla	nking Control						
3F	7	VBIT20	V bit control						
3F	6	PEDDIS	Pedestal control						
3F	5-0	CCDEN ₅₋₀	Closed caption control						
	Auto-increment stops at 3F								

Reg	Reg Bit Name Function					
		Status -	Read Only			
40	7-0	DDSPH	DDS phase, 8 msbs			
41	7	LINEST	Pixel count reset			
41	6	BGST	Start of burst gate			
41	5	VACT2	Half line flag			
41	4	PALODD	PAL Ident			
41	3	VFLY	Vertical count reset			
41	2	FGRAB	Field grab			
41	1	LGRAB	Line grab			
41	0	PGRAB	Pixel grab			
42	7	FLD	Field flag (F in D1 output)			
42	6	VBLK	Vertical blanking (V in D1 output)			
42	5	HBLK	Horizontal blanking (H in D1 output)			
42	4-0	LID	Line identification			
43	7	YGO	Y/G overflow			
43	6	YGU	Y/G underflow			
43	5	UBO	CB/B overflow			
43	4	UBU	CB/B underflow			
43	3	VRO	C _R /R overflow			
43	2	VRU	CR/R underflow			
43	1-0		reserved			
44	7	MONO	Color kill active			
44	6-0	FPERR	Frequency/Phase error			
45	7-0	DRS	DRS signal			
46	7-0	PARTID	Reads back xxh			
47	7-0	REVID	Revision number			
48- 4A	7-0		reserved			
4B	7	PKILL	Phase kill from comb fail			
4B	6-5	CFSTAT	Comb filter status			
4B	4-0	XOP	XLUT output			
4C- FF	7-0		reserved			
Notes						

1. Functions are listed in the order of reading and writing.

 For each register listed above up to register 3F, all bits not specified are reserved and must be set to zero to ensure proper operation.

Control Register Definitions

Global Control Register (00)

7		6	5		4	3	2	1	0		
SRS	T	HRST			SET		DHVEN	S	ſD		
Reg	Bit	Name		Descrip	otion						
00	7	SRST		Softwa disables enables	re reset. W s outputs. V s outputs. T	/hen LOW, rese Vhen HIGH (no his bit is ignore	ets and holds i rmal), starts a d while HRST	nternal state m nd runs state r is high.	achines and nachines and		
00	6	HRST		Hardwa is taken RESET disableo machino	are reset. W LOW. Stat pin can be d until SRS es are enab	/hen HRST is H e machines are taken HIGH at T is programme bled as soon as	HGH, SRST is e reset and he any time. The ed HIGH. Whe the RESET p	forced low whe ld. When HRS state machine n HRST is hig in goes HIGH.	n RESET pin T is low the ⇒s remain h the state		
00	5-3	SET		SET pin function. These bits control the set function when the SET pin goes low. A = all outputs high-impedance B = internal state machines C = burst locked loop							
				SET	SET Function						
				000 Reset and hold A, B, & C.							
				001 Set output to BLUE and flywheel B & C. (RGB outputs) Set output to "color" and flywheel B & C (YCBCR outputs)							
				010	Hold A, I	ock B & C to e	ternal input				
				011	Reset C	only					
				100	Reset B	& C					
				101	Set output	ut to BLUE and	l lock B & C to	input video (R	GB output)		
				110	Line and	pixel grab dep	ending on VM	CR ₆₋₀ (reg 30)			
				111	Toggle re chip oper visa vers	eset function of ration will chan a.	SET = 010. F ge from norma	or each SET = al to that of SE	0 pulse the T = 010 or		
			-	The firs causes	t <u>SET</u> pulse a toggle to	e after a softwa SET = 010.	re or hardware	e reset, with SI	ET = 111,		
00	2	DHVEN		Output HIGH.	H&V sync	enable. Disab	les DHSYNC :	and DVSYNC :	signals when		
00	1-0	STD		Selects	s video sta	ndard. Selects	video standar	d.			
				SET	Functior	<u>ו</u>					
				00	NTSC						
				01	reserved			_			
				10	PAL/M			_			
				11	All PAL s	tandards exce	pt PAL/M				

Input Processor Control (01)

7		6	5	5 4 3 2 1 0							
Reser	ved	IPMUX	IP8B	B TDEN TBLK IPCMSB ABMUX CKSE							
Reg	Bit	Name	[Description							
01	7	Reserved	i F	Reserved, set to zero.							
01	6	IPMUX	Input mux control. Used to select the Video Input Processor, D1, or D2 as the VA input to the input processor. VIDEOA is selected for VA and VIDEOB is selected for VB when IPMUX set LOW. VIDEOB is selected for VA and VIDEOA for VB when IPMUX i HIGH. For YC inputs, the luma data must be passed through the VA inpu chroma through the VB input. IPMUX should be set LOW for line locked composite inputs.								
01	5	IP8B	8 5	8 bit input format. Bottom two bits of inputs VIDEOA9-0 and VIDEOB9-0 are set to zero when HIGH.							
01	4	TDEN	T N t	TRS detect enable. When HIGH, the TRS words embedded in incomvideo are used to reset the horizontal and vertical state machines. When the externally provided or internally generated HSYNC and VSYNC are to reset the horizontal and vertical state machines.							
01	3	TBLK	ר ו ע ע	TRS blank enable. Blanks the TRS and AUX data words when HIGH. For line locked and D1 data, the TRS and AUX data words are set to the luma and chroma blanking levels as appropriate. For D2 (4*f _{SC}) data, the TRS and AUX data words are set to the sync tip level.							
01	2	IPCMSB		Chroma input ms vhen HIGH.	b invert. The m	sb of the chron	na or CBCR dat	ta are inverted			
01	1	ABMUX	f [AB mux control. S rom the DA and D DA is selected as t	ndary inputs to sor. When ABN condary decod	the decoder MUX is LOW, er input.					
01	0	CKSEL	l s r f	nput clock rate s ubcarrier locked c ate, and the subca requency.	elect. Set HIGI locks. Line lock arrier clock sho	H for line locke ked clocks sho uld be at four t	ed clocks and L uld be at twice times the subc	OW for the pixel data arrier			

Burst Loop Control (02)

7		6	5		4	3	2	1	0	
BLLR	ST	VIPEN		LOCK BLM KILD			DMODBY	CINT		
Reg	Bit	Name		Descript	ion					
02	7	BLLRST		BLL reso HIGH, th within 8 f	et enable. e BLL will I ïelds.	When LOW, th be reset if the I	ne automatic B BLL loses lock	LL reset is dis and fails to re	abled. When acquire lock	
02	6	VIPEN		Video Input Processor enable. Selects interface protocol for Fairchild video input devices. Active only when LOCK ₁₋₀ = 10.						
				VIPEN	Functior	ו				
				0	Video Inp	out Processor I	nterface			
				1	TMC220	71 Interface				
02	5-4	LOCK		Global Lock mode. Sets the decoder locking mode.						
					Functior	ı]		
				00	Line Lock	ked Mode				
				01	Subcarrie	er Locked Mod	е			
				10 Video Input Processor Mode						
				11	D1 Mode					
02	3	BLM		BLL loci	k mode. Se	ets the decode	r burst locking	mode.		
				BLM	Functior	1				
				0	Frequenc	cy Lock				
				1	Phase Lo	ock				
02	2	KILD		Color kil	l disable.	Color killer is d	lisabled when	HIGH.		
02	1	DMODB	(Demod I	ovpass. Ch	nroma data bvr	basses the der	nodulator whe	n HIGH.	
02	0	CINT		CBCR in 0:4:4 is e	terpolation enabled wh	n enable. Inter en HIGH.	polation of CB	CR input data	from 0:2:2 to	

Chroma Processor Control (03)

7	7 6		5		4	3	2	1	0	
		BLFS			CCEN	CC	OR	GAUBY	GAUSEL	
Reg	Bit	Name		Descrip	otion					
03	7-5	BLFS		Burst lo	oop filter se	elect.				
				BLFS	fs (Mpps)		Recommended Criteria			
				000	13.5	PAL, Line-Lo	ocked YC			
				000	15	PAL, Line-Lo	ocked YC			
				001	001 12.27 NTSC, Line-Locked YC					
				001	13.5	PAL, Line-Lo	ocked Compos	site		
				010	13.5	3.5 NTSC, Line-Locked YC				
				010	15	PAL, Line-Lo	ocked Compos	site		
				011	011 14.32 NTSC, Subcarrier-Locked YC					
				011	011 17.73 PAL, Subcarrier-Locked Composite					
				100 17.73 PAL, Subcarrier-Locked YC						
				101	13.5	NTSC, Line-	Locked Comp	osite		
				110	12.27	NTSC, Line-	Locked Comp	osite		
				111	14.32	NTSC, Subcarrier-Locked Composite				
03	4	CCEN		Chroma coring enable. Enables Chroma Coring when HIGH.						
03	3-2	CCOR		Chroma	a coring thr	eshold. Sets	the Chroma C	oring threshold	1.	
				CCOR		Function]		
				00	1 lsb					
				01	2 lsb					
				10	3 lsb					
				11	4 lsb					
03	1	GAUBY	,	Gaussi HIGH.	an filter byp	ass. The chro	ma data bypas	ses the Gauss	ian LPF when	
03	0	GAUSE	L	Gaussi demodu	an LPF sele llated chrom	ct. Selects the iinance.	Gaussian filte	r response to b	e used on the	
				GAUSEL Function						
				0 Select Gaussian LPF resp. 2						
				1 Select Gaussian LPF resp. 1						
				See Fig	ure 22 for fil	ter responses		_		

Burst Threshold (04)

7		6	5	4	3	2	1	0			
	BTH										
Reg	Bit	Name	Des	Description							
04	7-0	BTH	Bur U ar is be	st threshold. Ind V componer Plow this thresh	The 8 bit value nt data. If over old, then the c	to be compare 127 lines occu olor is set to ch	ed against the r in a field in w rroma black for	demodulated hich the burst r the next field.			

Pedestal (05)

7		6	5	4	3	2	1	0			
	PED										
Reg	Bit	Name	Des	Description							
05	7-0	PED	Ped the	estal level. An setup before p	8 bit magnituc rocessing by th	le subtracted fine output matri	rom the luma d x.	ata to remove			

Luma Processor Control (06)

7		6	5		4	3	2	1	0		
	Reserve	ed	ANEN		ANR	A	NT	YSEL	NOTCH		
Reg	Bit	Name		Descriptio	on						
06	7-6	Reserve	d I	Reserved	, set to z	zero.					
06	5	ANEN		Adaptive	notch ei	nable. Enable	s adaptive not	ch when HIGH.			
06	4	ANR	4	Adaptive	notch ro	ounding. Sets	adaptive notc	h rounding poir	ıt.		
			[ANR		Functi	on				
				0	Round	to 10 bits					
				1	Round	to 8 bits					
	0.0										
06	3-2	ANT	4	Adaptive notch threshold level. Sets the adaptive notch threshold.							
				ANT		Functi	on				
				00	Magnit	Agnitude difference less than 32					
				01	Magnit	ude difference	e less than 24				
				10	Magnit	Agnitude difference less than 16					
				11	Magnit	ude difference	e less than 8				
06	4	VCEI		Adaptiva	notob or	alaat Salaata	adaptivo potok	filtor rosponor			
00		ISEL		Auaptive		elect. Selects					
				YSEL		Functi	on				
				0	Adapti	ve notch respo	onse ANF1				
				1 Adaptive notch response ANF2							
06	0	NOTCH		Notch enable. Adaptive notch filter ANF3 selected when HIGH and ANEN is HIGH, non-adaptive notch filter selected when HIGH and ANEN is LOW. Function may be overridden by XSF (Reg 0E, bits 5-4).							

Comb Processor Control (07)

7		6	5		4	3	2	1	0	
LS1E	3Y	LS1IN	LS2DLY	′ S	SPLIT	BSFBY	BSFSEL	BSFMSB	GRSDLY	
Reg	Bit	Name	D	Descriptio	on	•				
07	7	LS1BY	L	ine store	e 1 bypa	ss. Bypasses li	inestore 1 whe	en HIGH.		
07	6	LS1IN	L	Line store 1 input. Selects the input of linestore 1:						
				LS1IN		Functio	n			
				0	Primary	/ Input				
				1	Second	lary Input				
07	5	LS2DLY	L V	Line store 2 delay. LSTORE2 uses STS to store 1H when LOW and uses VL to store SAV to EAV (or max count) when HIGH.						
07	4	SPLIT	և և	ine store uma wher OW (lum	e 2 delay n HIGH (d a comb).	. Splits data th chroma combs	rough LSTORI) and 8 bits ch	E2, 9 bits chro roma and 8 bit	ma and 7 bits s luma when	
07	3	BSFBY	E	Bandsplit	filter by	pass. Bandspl	lit filter is bypa	ssed when HIG	GH.	
07	2	BSFSEL	B	Bandsplit	filter se	lect. Selects th	ne bandsplit filt	er to be used:		
				BSFSEL		Functio	on			
				0	Select	bandsplit filter	response 1			
				1 Select bandsplit filter response 2						
07	1	BSFMSB	lr tł	Inverts msb of bandsplit filter. When HIGH, inverts the msb of the input to the bandsplit filter.						
07	0	GRSDLY	D e	Delays input to GRS decode. When HIGH, delays the input to the GRS extraction circuit by 1H. Genlock only.						

Mid-Sync Level (08)

7 6 5		5	4	3	2	1	0				
	MIDS										
Reg	Bit	Name	Desc	Description							
08	7-0	MIDS	Mid s the s	Mid sync level. Sets the mid point of syncs for the mixed sync separator, in the subcarrier locked mode.							

Extended DRS (09)

7		6	5	4	3	2	1	0			
		PC	KF			VS	STD				
Reg	Bit	Name	Des	Description							
09	7-4	PCKF	Cloc	Clock rate.							
			P			unction		1			
			0	000 13.5	0 MHz						
			0	001 rese	rved			-			
			0	010 rese	rved						
			0	011 rese	rved						
			0	100 14.3	2 MHz						
			0	101 17.7	3 MHz]			
			0	110 rese	rved						
			0	111 rese	reserved						
			1	000 12.2	12.27 MHz						
			1	001 14.7	14.75 MHz						
			1	010 15.0	15.00 MHz						
			1	011 rese	reserved						
			1	100 rese	reserved						
				101 rese	rved			-			
				110 rese	rved			-			
				iii rese	rvea						
09	3-0	VSTD	Vide	o Standaro	. Selects the vid	eo standard.					
			V	STD	I	unction]			
			000	00 NTS	C-M						
			000	01 NTS	C-EIAJ						
			00	10 rese	rved			_			
			00	11 rese	rved			-			
			010	00 rese	rved			_			
			010	01 rese	rved			-			
			01	10 rese	rved			-			
					rved			-			
			100		PAL-B, G, H, I						
			10		PAL-M						
			10		PAL-N (Argentina, Paraguay, Uruguay) PAL-N (Jamaica)						
)) rese	PAL-N (Jamaica) reserved						
)1 rese	reserved						
				10 rese	reserved						
				11 rese	reserved						
	1							1			

Output Control (0A)

7		6	5		4	3	2	1	0	
OP8	B	OPLMT	OPLM	IT	MS	SEN	OPCMSB	YBAL	BUREN	
Reg	Bit	Name		Descripti	on					
0A	7	OP8B		Output ro	unded t et to zero	o 8 bits. Round o.	ls the outputs t	to 8 bits when H	HGH. The two	
0A	6-5	OPLMT		Output lir	nit seleo	ct. Sets the out	put format and	d limiters:		
				OPLMT		Function				
				00	RGB of limited	utput format to 4 to 1016				
				01	YCBCI Y limite CBCR	a output formated to 4 to 1016 limited to ±504	t			
				10	RGB output format limited to 4 to 1016					
				11	11 YCBCR output format Y limited to 64 to 940 CBCR limited to ±448		t			
0A	4-3	MSEN		Mixed sy	nc enab	le. Sets compo	site sync outp	out format:		
				MSEN			Function			
				00	No syr	nc, & "super bla	acks" disabled			
				01	No syr	nc, & "super bla	acks" disabled			
				10	Sync c	on G/Y output c	only, & "super l	blacks" enable	d	
				11	Sync c	on RGB outputs	s, & "super bla	cks" enabled		
0A	2	OPCMS	3	Chroma of when HIG	roma output msb invert. Inverts the msb of the CBCR or Chroma output en HIGH.					
0A	1	YBAL		Luma color correction. Setting this bit HIGH forces the chroma to zero whenever the luma equals or exceeds the luma limit.						
0A	0	BUREN		Output bu channel. S	put burst enable. When HIGH, passes the burst through on the chroma nnel. Sets the burst region to zero when LOW.					

Notes:

1. To enable "super blacks" and disable syncs of the output simply set MSEN[1] HIGH and the sync gain to zero.

Output Control (0B)

7		6	5	4 3 2 1 0							
FMT42	2	CDEC	YUVT		Reserved		DRSEN	DRSCK			
Reg	Bit	Name	Desci	ription							
0B	7	FMT422	Enabl onto ti the B/	es CBCR out he same data l CB output. The	out mux. Wher bus. The chrom e R/CR output i	n HIGH, multi na or multiple s forced low.	plexes the CB a xed CBCR outp	and CR data ut appears on			
0B	6	CDEC	CBC 0:2:2	CBCR decimation enable. When HIGH, the CBCR data are decimated to 0:2:2 in the output processor.							
0B	5	YUVT	Enabl R/C _R data a the B/	Enables D1 output. When HIGH, enables 4:2:2 multiplexed YC _B C _R onto the R/C _R data output with TRS words inserted into the output data stream. The Y data are still available on the G/Y output and multiplexed C _B C _R is available on the B/U output.							
0B	4-2	Reserved	d Resei	rved, set to ze	ero.						
0B	1	DRSEN	DRS	output enable	When HIGH,	enables the l	DRS onto the G	/Y output.			
0B	0	DRSCK	DRS	data rate. Sets	s the DRS outp	ut data rate.					
			DRS	СК	Function						
			0	0 Embeds data bytes (8 bits) at PCK clock rate							
				Embeds PXCK o	s data nibbles (lock rate	4 bits) at					

Comb Filter Control (0C)

7		6	5	4	3	2	1	0		
	ADAPT		YCES	YCSEL	-	CO	MB			
Rea	Bit	Name	Des	scription						
00	7-6	ADAPT	Ada	aption mo	de. Sets the 3-line	comb filter ada	aption mode ir	INTSC.		
			A	DAPT[1:0]		Functi	on			
				00	Adapts to best of	3 types of line	based comb fi	ilters in NTSC		
					only.					
				01	Adapts to the best of two field or frame based comb filters in NTSC only.					
				10	3 line (tap) comb The higher set o XLUT. NTSC or	o only. Never a f comb filter en PAL comb filte	dapts to a 2 lir ror signals are r.	ne (tap) filter. sent to the		
				11	Adapts to best of	f two 3 line chro	oma comb filter	rs in PAL only.		
0C	5	YCES	YC	input erro	or signal control.	Error signal con	trol for YC inp	ut, luma comb.		
			Y	YCES Function						
				0 LPF and HPF error signal, between (0H & 1H) or (1H & 2H) in NTSC or between (0H & 2H) in PAL,are sent to XLUT						
				1 LPF error signal, between (0H & 1H) and (1H & 2H) in NTSC (
				between (0H & 2H) in PAL, are sent to XLUT						
0C	4	YCSEL	Lur	Luma/chroma comb filter select. Selects luma or chroma comb filter.						
			Y	CSEL		Functio	า			
				0 C	hroma comb filter					
				1 L	uma comb filter					
0C	3-0	COMB	Cor	nb filter a	rchitecture.					
			C	OMB		Function				
					YC or composite	e comb filter ar	chitectures			
			00	00 PA	AL or NTSC 3 line	comb				
			00	01 N	TSC 3 line comb (0)H & 1H)				
			00	10 N ⁻	FSC 3 line comb (1	H & 2H)				
			00	11 N ⁻	TSC 2 line comb (C	<u>)H & 1H)</u>				
			010	00 N	FSC (2 line) field c	omb				
			010	01 N	FSC or PAL field co	omb				
			01	10 N	ISC (2 line) frame	comb				
			01	11 N	ISC frame comb	<i></i>				
					D1 comb	filter architecti	ures			
					0 3 line comb					
				11 3 line comb (0H & 1H)						
				10 3 line comb (1H & 2H) 11 2 line comb (0H & 2H)						
					ine comp (UH & 2h	1)				
				<u>JU (2</u>						
					ia or 2 line (0H & 1	H) comb				
					line) trame comb					
			11	ii fra	ume comp					

Comb Filter Control (0D)

7		6	5		4 3 2 1		1	0		
	CEST		CESG	YI	ESG	CESTBY	XFEN	FAST	YWBY	
Reg	Bit	Name	D	escriptio	on					
0D	7-6	CEST	С	hroma e	rror sig	nal transform	-			
				CEST Video Standard Clock Rate (MHz		ate (MHz)				
				00	F	PAL/NTSC	4*Fsc &	13.5MHz		
				01		NTSC	12.2	7MHz		
				10		PAL	14.7	5MHz		
				11		PAL	15	MHz		
0D	5	CESG	c	Chroma error signal gain.						
				CESG Function						
				0	Norma	Normal chroma fail signal levels				
				1	Double	e the chroma e	error signal lev	els		
0D	4	YESG	L	uma erro	or signa	l gain.				
				YESG		Fu	nction			
				0	Norma	l luma fail sign	al levels			
				1	Double	e the luma erro	r signal levels			
0D	3	CESTE	BY C	hroma e	rror sig	nal bypass. W	/hen HIGH, by	passes chrom	a error signal.	
0D	2	XFEN	X	XLUT filter enable. When HIGH, enables the LPF on the XLUT output.						
0D	1	FAST	A co is	Adaption speed select. When HIGH, the 3 line comb filter selects between comb filter architectures on a pixel by pixel basis. When LOW, the selection is filtered.						
0D	0	YWBY	L	Luma weighting bypass. When HIGH bypasses the luma fail weighting.						

Comb Filter Control (0E)

7		6	5	4		3	2	1	0	
	XI	D	XS	SF		YM	UX	CN	IUX	
Reg	Bit	Name	Des	scriptio						
0E	7-6	XIP	XLI	JT inpu	ut selec	ct. Selects the	comb fail sign	als presented	to the XLUT:	
			XII	P[1:0]		Inpu	t to XLUT			
				00	of chroma (X[3:0]).					
				01	4 bits error (magnitude				
				10	3 bits magni magni	s of chroma s of luma				
				11						
0E	5-4	XSF	XLI	XLUT special function.						
				(SF		Luma	Ch	roma		
				00		Comb	Si	mple		
				01		Simple	C	omb		
				10	Fla	at with notch	Si	mple		
				11	Fla	at with notch	C	omb		
0E	3-2	YMUX	Yo	utput s	select.	Output selectio	on of luma 4:1	mux		
			Y	MUX		(Dutput			
				00	Comb)				
				01	Flat -	Comb				
				10	Flat					
				11	Simpl	e				
0E	1-0	CMUX	Co	C output select. Output selection of chroma 4:1 mux						
			С	CMUX Output						
			00		Comb					
			01		Flat - Comb					
			10		Flat					
			11		Simpl					

Comb Filter Control (0F)

7		6	5	5 4 3 2 1 0							
Reser	rved	CA	Т	DCES	IF	PCF	YCCOMP	SYNC			
Reg	Bit	Name	Descriptio	on							
0F	7	Reserved	Reserved,	set to zero.							
0F	6-5	CAT	Adaption	threshold. Fix	es threshold a	at which differei	nt comb filters	are selected.			
			0 1 1	0 1 15% of max error 1 0 25% of max error 1 1 50% of max error							
0F	4	DCES	D1 CBCB	D1 CBCB error signal. When set I OW for D1 chroma comb filters:							
			 a) In 3 line data for 2 line c the XLL of lines on pixel pixels" b) In 2 line is alway pixel" is When set I This is use line comb between (0 betwee	 D1 CBCR error signal. When set LOW for D1 chroma comb filters: a) In 3 line comb filter architectures, the magnitude error between the component data for that pixel selects the 3 line comb or adapts to a 2 line comb. On a "CB pixel" the error signal selected on pixel (x+4) is sent to the XLUT with the magnitude difference between "CR pixels" on the same pair of lines, but from pixel (x+3). Likewise on a "CR pixel" the error signal selected on pixel (x+5) is sent to the XLUT with the magnitude differences between "CB pixels" on the same pair of lines, but from pixel (x+3). Likewise on a "CR pixel" the error signal selected on pixel (x+5) is sent to the XLUT with the magnitude difference between "CB pixels" on the same lines but from pixel (x+4). b) In 2 line comb filters the magnitude differences between the same pair of lines is always sent to the XLUT, On a "CB pixel" the error from the preceding "CR pixel" is used and on a "CR pixel" the preceding "CB pixel" would be used. When set HIGH for D1 chroma filters: This is used for 3 line comb filter architecture that are inhibited from adapting to 2 line comb filter architectures. The input to the XLUT is the magnitude error in CR between (0H & 1H) and (1H & 2H) on "CB pixels" and the magnitude error 							
0F	3-2	IPCF	Comb filte	er input select	. Selects prim	ary inputs to th	e comb filter.				
			IPCF 0 0 0 1 1 0 1 1	Function Flat video LPF output HPF output Reserved							
0F	1	YCCOMP	YC or Cor inputs whe	nposite input n LOW.	select. Select	ts YC inputs wh	nen HIGH and	composite			
0F	0	SYNC	Sync processor select. The syncs are obtained by a LPF when HIGH and by the comb filter when LOW.								

Sync Pulse Generator (10)

7		6	5	4	3	2	1	0		
STS7		STS6	STS5	STS4	STS3	STS2	STS1	STS0		
Reg	Bit	Name	D	Description						
10	7-0	STS ₇₋₀	S pt	Sync to sync 8 lsbs. Bottom 8 bits of the number of pixels between sync pulses.						

Sync Pulse Generator (11)

7	6 5		5	4 3 2 1								
	STB											
Reg	Bit	Name	Des	Description								
11	7-0	STB	Syr star dela	Sync to burst. Controls the number of pixels from sync to burst. This signal starts the burst sample and hold. In SC mode, subtract 25 from the desired delay to generate this value.								

Sync Pulse Generator (12)

7 6 5		5	4 3 2 1 0								
	BTV										
Reg	Bit	Name	Des	Description							
12	7-0	BTV	Bur vide	st to video. Co o.	ontrols the num	ber of pixels fr	om STB to the	start of active			

Sync Pulse Generator (13)

7 6		5	4	3	2	1	0			
AV7		AV ₆	AV5	AV4	AV3	AV ₂	AV1	AV ₀		
Reg	Bit	Name	Des	Description						
13	7-0	AV7-0	Act acti	Active video line 8 lsbs. Bottom 8 bits of the number of pixels during the active video line.						

Sync Pulse Generator (14)

7		6 5			4	3	2	1	0	
Reserved AVs			AV9		AV8	Reserved	STS ₁₀	STS9	STS8	
Reg	Bit Name			Description						
14	7-6	Reserv	ed	Reserved, set to zero.						
14	5-4	AV9-8		Active video line 2 msbs. Two most significant bits of AV.						
14	3	Reserv	ed	Reserved, set to zero.						
14	2-0	STS10-	8	Sync to sync 3 msbs. Three most significant bits of STS.						

Sync Pulse Generator (15)

7	7 6 5		5	4	3	2	1	0		
Reserv	ed				VDIV	VDOV				
Reg	Bit	Name	Des	Description						
15	7	Reserv	ed Res	Reserved, set to zero.						
15	6-2	2 VINDO Number of lines in vertical window. The number of lines (0 to 3 last EQ pulse that the decoder passes through the Vertical INterv						o 31) after the erval winDOw.		
15	1	VDIV	Acti thro chai	Action inside VINDO. The vertical data inside the `VINDO' is passed through a simple decoder when LOW, or is passed unprocessed on the luma channel with the chroma channel set to zero when HIGH.						
15	0	VDOV	Act end the	Action outside VINDO. The vertical data after the `VINDO' and before th end of vertical blanking is blanked (YUV = 0) when LOW, or passed throug the simple decoder when HIGH.						

Sync Pulse Generator (16)

7		6	5	4	4	3	2	1	0	
Reserved			Ν	NFDLY SPGIP MSIP						
Reg Bit Name			De	Description						
16	7-6	Reserv	red Re	Reserved, set to zero.						
16	5-4	NFDLY	ne ne	w field d	elay:					
				NFDLY	Function					
				00	pixel count = 0					
				01	pixel count = 1					
				10	pixel count = 2					
			11	pixel c						
16	3-2	SPGIP	SI	SPG input select. Selects the input to the Sync Pulse Generator						
				SPGIP			Input			
				00	External HSYNC and VSYNC					
				01	Digitiz	ed sync (subca	arrier mode)			
				10	TRS words embedded in the D1 data stream					
				11	11 TRS words embedded in the D2 data stream					
16	1	MSIP		Mixed syna separator input Set HIGH for external VIDEOP reference or						
				LOW for output of Low Pass Filter.						
16	0	SMO	St	State Machine Offset. Set HIGH for a 1H offset and LOW for a 0H offset.						