



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



TMC4330A DATASHEET

TMC4330A Document Revision 1.00 • 2017-JAN-12

The S-ramp and sixPoint™ ramp motion controller for stepper motors is optimized for high velocities, allowing on-the-fly changes. TMC4330A offers Step/Dir interfaces, as well as an encoder interface for closed-loop operation.




Figure 1: Sample Image
TMC4330A Closed-Loop Drive

*Marking details are explained on page 159.

Features

- SPI Interfaces for μ C with easy-to-use protocol.
- Encoder interface for incremental or serial encoders.
- Closed-loop operation for Step drivers.
- Internal ramp generator generating S-shaped ramps or sixPoint™ ramps supporting on-the-fly changes.
- Controlled PWM output.
- Reference switch handling.
- Hardware and virtual stop switches.

Applications

- Textile, sewing machines
- Office automation
- Pumps and valves
- CCTV, security
- POS
- HelioStat controllers
- Printers, scanners
- Factory automation
- CNC machines
- ATM, cash recycler
- Lab automation
- Robotics

Block Diagram: TMC4330A Interfaces & Features




Figure 2: Block Diagram

© 2015 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany — Terms of delivery and rights to technical change reserved. Download newest version at: www.trinamic.com.



Read entire documentation; especially the Supplemental Directives in chapter 17 (page 160).



Functional Scope of TMC4330A

TMC4330A is a miniaturized high-performance motion controller for stepper motor drivers, particularly designed for fast and jerk-limited motion profile applications with a wide range of ramp profiles. The S-shaped or sixPoint™ velocity profile, closed-loop and open-loop features offer many configuration options to suit the user’s specifications, as presented below:

S-Shaped Velocity Profile

S-shaped ramp profiles are jerk-free. Seven ramp segments form the S-shaped ramp that can be optimally adapted to suit the user’s requirements. High torque with high velocities can be reached by calibrating the bows of the ramp, as explained in this user manual.




Figure 3: S-shaped Velocity Profile

- More information on ramp configurations and other velocity profiles, e.g. sixPoint™ ramps, are provided in chapter 6 (Page 24).

Closed-loop Operation Feature

A typical hardware setup for closed-loop operation with a TMC220x/222x stepper motor driver is shown in the figure below.




Figure 4: Hardware Set-up for Closed-loop Operation with TMC220x/222x

Reference Switch Support

A typical hardware setup for open-loop operation with enhanced modifications, by use of external stop switches with the TMC2100 motor stepper driver is shown below. Home switches with different configurations are also supported.




Figure 5: Hardware Set-up for Open-loop Operation with TMC2100 supporting External Stop Switches

Order Codes

| Order code | Description | Size |
|-------------|--|-----------------------|
| TMC4330A-LA | Motion controller with closed-loop features, QFN32 | 4 x 4 mm ² |

Table 1: TMC4330A Order Codes



TABLE OF CONTENTS

| | |
|--|-----------|
| TMC4330A DATASHEET | 1 |
| SHORT SPEC | 1 |
| Features | 1 |
| Applications | 1 |
| Block Diagram: TMC4330A Interfaces & Features | 1 |
| Functional Scope of TMC4330A | 2 |
| Order Codes | 2 |
| TABLE OF CONTENTS | 3 |
| MAIN MANUAL | 8 |
| 1. Pinning and Design-In Process Information | 8 |
| 1.1. Pin Assignment: Top View | 8 |
| 1.2. Pin Description | 9 |
| 1.3. System Overview | 11 |
| 2. Application Circuits | 12 |
| 2.1. TMC4330A Standard Connection: VCC=3.3V | 12 |
| 2.2. TMC4330A with TMC2100 Stepper Connection and Encoder feedback..... | 12 |
| 2.3. TMC4330A with TMC22xx Stepper Connection | 12 |
| 3. SPI Interfacing | 13 |
| 3.1. SPI Datagram Structure | 13 |
| 3.1.1. SPI Timing Description | 16 |
| 4. Input Filtering | 17 |
| 4.1. Input Filtering Examples..... | 19 |
| 5. Status Flags and Events | 20 |
| 5.1. Status Event Description | 21 |
| 5.2. SPI Status Bit Transfer | 22 |
| 5.3. Generation of Interrupts..... | 22 |
| 5.4. Connection of Multiple INTR Pins | 23 |
| 6. Ramp Configurations for different Motion Profiles | 24 |
| 6.1. Step/Dir Output Configuration | 25 |
| 6.1.1. Step/Dir Output Configuration Steps | 25 |
| 6.1.2. STPOUT: Changing Polarity | 25 |
| 6.2. Configuration Details for Operation Modes and Motion Profiles | 26 |
| 6.2.1. Starting Point: Choose Operation Mode | 27 |
| 6.2.2. Stop during Motion | 27 |
| 6.2.3. Motion Profile Configuration | 28 |
| 6.2.4. No Ramp Motion Profile..... | 29 |
| 6.2.5. Trapezoidal 4-Point Ramp without Break Point..... | 30 |
| 6.2.6. Trapezoidal Ramp with Break Point..... | 30 |
| 6.2.7. Position Mode combined with Trapezoidal Ramps | 31 |
| 6.2.8. Configuration of S-Shaped Ramps..... | 32 |
| 6.2.9. Changing Ramp Parameters during S-shaped Motion or Switching to Positioning Mode..... | 33 |



| | | |
|-----------|---|-----------|
| 6.2.10. | Configuration of S-shaped Ramp with <i>ASTART</i> and <i>DFINAL</i> | 33 |
| 6.2.11. | S-shaped Mode and Positioning: Fast Motion | 34 |
| 6.3. | Start Velocity <i>VSTART</i> and Stop Velocity <i>VSTOP</i> | 35 |
| 6.3.1. | S-shaped Ramps with Start and Stop Velocity | 39 |
| 6.3.2. | Combined Use of <i>VSTART</i> and <i>ASTART</i> for <i>S-shaped Ramps</i> | 40 |
| 6.4. | sixPoint Ramps | 41 |
| 6.5. | U-Turn Behavior | 42 |
| 6.5.1. | Continuous Velocity Motion Profile for S-shaped Ramps | 43 |
| 6.6. | Internal Ramp Generator Units | 44 |
| 6.6.1. | Clock Frequency | 44 |
| 6.6.2. | Velocity Value Units | 44 |
| 6.6.3. | Acceleration Value Units | 44 |
| 6.6.4. | Bow Value Units | 45 |
| 6.6.5. | Overview of Minimum and Maximum Values: | 45 |
| 7. | External Step Control and Electronic Gearing | 46 |
| 7.1. | Description of Electronic Gearing | 47 |
| 7.2. | Indirect External Control | 47 |
| 7.3. | Switching from External to Internal Control | 48 |
| 8. | Reference Switches | 49 |
| 8.1. | Hardware Switch Support | 50 |
| 8.1.1. | Stop Slope Configuration for Hard or Linear Stop Slopes | 50 |
| 8.1.2. | How Active Stops are indicated and reset to Free Motion | 51 |
| 8.1.3. | How to latch Internal Position on Switch Events | 51 |
| 8.2. | Virtual Stop Switches | 52 |
| 8.2.1. | Enabling Virtual Stop Switches | 52 |
| 8.2.2. | Virtual Stop Slope Configuration | 52 |
| 8.2.3. | How Active Virtual Stops are indicated and reset to Free Motion | 53 |
| 8.3. | Home Reference Configuration | 54 |
| 8.3.1. | Home Event Selection | 54 |
| 8.3.2. | HOME_REF Monitoring | 55 |
| 8.3.3. | Homing with STOPL or STOPR | 56 |
| 8.4. | Target Reached / Position Comparison | 57 |
| 8.4.1. | Connecting several Target-reached Pins | 57 |
| 8.4.2. | Use of TARGET_REACHED Output | 58 |
| 8.4.3. | Position Comparison of Internal Values | 59 |
| 8.5. | Repetitive and Circular Motion | 60 |
| 8.5.1. | Repetitive Motion to XTARGET | 60 |
| 8.5.2. | Activating Circular Motion | 60 |
| 8.5.3. | Uneven or Noninteger Microsteps per Revolution | 61 |
| 8.5.4. | Release of the Revolution Counter | 62 |
| 8.6. | Blocking Zones | 62 |
| 8.6.1. | Activating Blocking Zones during Circular Motion | 62 |
| 8.6.2. | Circular Motion with and without Blocking Zone | 63 |
| 9. | Ramp Timing and Synchronization | 64 |
| 9.1. | Basic Synchronization Settings | 65 |
| 9.1.1. | Start Signal Trigger Selection | 65 |
| 9.1.2. | User-specified Impact Configuration of Timing Procedure | 65 |
| 9.1.3. | Delay Definition between Trigger and internally generated Start Signal | 66 |



| | | |
|------------|--|-----------|
| 9.1.4. | Active START Pin Output Configuration | 66 |
| 9.1.5. | Ramp Timing Examples | 67 |
| 9.2. | Shadow Register Settings | 70 |
| 9.2.1. | Shadow Register Configuration Options | 71 |
| 9.2.2. | Delayed Shadow Transfer | 75 |
| 9.3. | Pipelining Internal Parameters | 76 |
| 9.3.1. | Configuration and Activation of Target Pipeline | 76 |
| 9.3.2. | Using the Pipeline for different internal Registers | 77 |
| 9.3.3. | Pipeline Mapping Overview | 78 |
| 9.3.4. | Cyclic Pipelining | 79 |
| 9.3.5. | Pipeline Examples | 79 |
| 9.4. | Masterless Synchronization of Several Motion Controllers via START Pin | 81 |
| 10. | Controlled PWM Output | 82 |
| 10.1.1. | How to change Motion Direction | 82 |
| 10.1.2. | Change of Microstep Resolution | 82 |
| 10.2. | PWM Output Generation and Scaling Possibilities | 83 |
| 10.2.1. | PWM Scale Example | 84 |
| 10.3. | Microstep Lookup Tables | 85 |
| 10.3.1. | Actual Microstep Values Output | 86 |
| 10.3.2. | How to Program the Internal MSLUT | 86 |
| 10.3.3. | Setup of MSLUT Segments | 87 |
| 10.3.4. | Microstep Waves Start Values | 88 |
| 10.3.5. | Default MSLUT | 88 |
| 10.3.6. | Explanatory Notes for Base Wave Inclinations | 89 |
| 11. | Decoder Unit: Connecting ABN, SSI, or SPI Encoders correctly | 91 |
| 11.1.1. | Selecting the correct Encoder | 92 |
| 11.1.2. | Disabling digital differential Encoder Signals | 93 |
| 11.1.3. | Inverting of Encoder Direction | 93 |
| 11.1.4. | Encoder Misalignment Compensation | 94 |
| 11.2. | Incremental ABN Encoder Settings | 95 |
| 11.2.1. | Automatic Constant Configuration of Incremental ABN Encoder | 95 |
| 11.2.2. | Manual Constant Configuration of Incremental ABN Encoder | 95 |
| 11.3. | Incremental Encoders: Index Signal: N resp. Z | 96 |
| 11.3.1. | Setup of Active Polarity for Index Channel | 96 |
| 11.3.2. | Configuration of N Event | 96 |
| 11.3.3. | External Position Counter <i>ENC_POS</i> Clearing | 97 |
| 11.3.4. | Latching External Position | 98 |
| 11.3.5. | Latching Internal Position | 98 |
| 11.4. | Absolute Encoder Settings | 99 |
| 11.4.1. | Singleturn or Multiturn Data | 99 |
| 11.4.2. | Automatic Constant Configuration of Absolute Encoder | 100 |
| 11.4.3. | Manual Constant Configuration of incremental ABN Encoder | 100 |
| 11.4.4. | Absolute Encoder Data Setup | 101 |
| 11.4.5. | Emitting Encoder Data Variation | 102 |
| 11.4.6. | SSI Clock Generation | 103 |
| 11.4.7. | Enabling Multicycle SSI request | 104 |
| 11.4.8. | Gray-encoded SSI Data Streams | 104 |
| 11.4.9. | SPI Encoder Data Evaluation | 105 |



| | | |
|--------------------------------------|---|------------|
| 11.4.10. | SPI Encoder Mode Selection | 106 |
| 11.4.11. | SPI Encoder Configuration via TMC4330A..... | 107 |
| 12. | Possible Regulation Options with Encoder Feedback | 108 |
| 12.1. | Feedback Monitoring | 108 |
| 12.1.1. | Target-Reached during Regulation | 108 |
| 12.2. | PID-based Control of <i>XACTUAL</i> | 109 |
| 12.2.1. | PID Readout Parameters | 109 |
| 12.2.2. | PID Control Parameters and Clipping Values..... | 110 |
| 12.2.3. | Enabling PID Regulation..... | 110 |
| 12.3. | Closed-Loop Operation..... | 111 |
| 12.3.1. | Basic Closed-Loop Parameters | 111 |
| 12.3.2. | Enabling and calibrating Closed-Loop Operation | 112 |
| 12.3.3. | Limiting Closed-Loop Catch-Up Velocity..... | 113 |
| 12.3.4. | Enabling the Limitation of the Catch-Up Velocity..... | 113 |
| 12.3.5. | Enabling Closed-Loop Velocity Mode | 114 |
| 12.3.6. | Back-EMF Compensation during Closed-loop Operation | 115 |
| 12.3.7. | Encoder Velocity Readout Parameters | 116 |
| 12.3.8. | Encoder Velocity Filter Configuration | 116 |
| 12.3.9. | Encoder Velocity equals 0 Event | 116 |
| 13. | Reset and Clock Gating | 117 |
| 13.1. | Manual Hardware Reset | 117 |
| 13.2. | Manual Software Reset | 117 |
| 13.3. | Reset Indication | 117 |
| 13.4. | Activating Clock Gating manually | 118 |
| 13.5. | Clock Gating Wake-up..... | 118 |
| 13.6. | Automatic Clock Gating Procedure | 119 |
| TECHNICAL SPECIFICATIONS..... | | 120 |
| 14. | Complete Register and Switches List..... | 120 |
| 14.1. | General Configuration Register GENERAL_CONF 0x00 | 120 |
| 14.2. | Reference Switch Configuration Register REFERENCE_CONF 0x01 | 123 |
| 14.3. | Start Switch Configuration Register START_CONF 0x02..... | 126 |
| 14.4. | Input Filter Configuration Register INPUT_FILT_CONF 0x03 | 128 |
| 14.5. | Scaling Configuration Register SCALE_CONF 0x05 | 129 |
| 14.6. | Encoder Signal Configuration (0x07) | 130 |
| 14.7. | Serial Encoder Data Input Configuration (0x08) | 133 |
| 14.8. | Microstep Settings Register STEP_CONF 0x0A | 134 |
| 14.9. | Event Selection Registers 0x0B..0x0D | 135 |
| 14.10. | Status Event Register (0x0E) | 136 |
| 14.11. | Status Flag Register (0x0F) | 137 |
| 14.12. | Various Configuration Registers: Synchronization, PWM, etc. | 138 |
| 14.13. | Ramp Generator Registers..... | 139 |
| 14.14. | External Clock Frequency Register | 143 |
| 14.15. | Target and Compare Registers | 143 |
| 14.16. | Pipeline Registers | 144 |
| 14.17. | Shadow Register..... | 144 |
| 14.18. | Reset and Clock Gating Register | 145 |
| 14.19. | Encoder Registers..... | 146 |



| | | |
|-------------------|--|------------|
| 14.20. | PID & Closed-Loop Registers | 148 |
| 14.21. | Transfer Registers | 150 |
| 14.22. | MSLUT Registers..... | 151 |
| 14.23. | TMC Version Register | 151 |
| 15. | Absolute Maximum Ratings | 152 |
| 16. | Electrical Characteristics..... | 153 |
| 16.1. | Power Dissipation | 153 |
| 16.2. | General IO Timing Parameters..... | 154 |
| 16.3. | Layout Examples | 155 |
| 16.3.1. | Internal Circuit Diagram for Layout Example..... | 155 |
| 16.3.2. | Components Assembly for Application with Encoder | 156 |
| 16.3.3. | Top Layer: Assembly Side | 156 |
| 16.3.4. | Inner Layer (GND) | 157 |
| 16.3.5. | Inner Layer (Supply VS) | 157 |
| 16.4. | Package Dimensions | 158 |
| 16.5. | Package Material Information | 159 |
| 16.6. | Marking Details provided on Single Chip | 159 |
| APPENDICES | | 160 |
| 17. | Supplemental Directives | 160 |
| | ESD-DEVICE INSTRUCTIONS..... | 160 |
| 18. | Tables Index | 162 |
| 19. | Figures Index..... | 164 |
| 20. | Revision History..... | 166 |



1.2. Pin Description

| Pin Names and Descriptions | | | |
|---|------------------|--------|--|
| Pin | Number | Type | Function |
| <i>Supply Pins</i> | | | |
| GND | 6, 13, 22, 28 | GND | Digital ground pin for IOs and digital circuitry. |
| VCC | 5, 23, 29 | VCC | Digital power supply for IOs and digital circuitry (3.3V... 5V). |
| VDD1V8 | 14, 27 | VDD | Connection of internal generated core voltage of 1.8V. |
| CLK_EXT | 30 | I | Clock input to provide a clock with the frequency fCLK for all internal operations. |
| NRST | 31 | I (PU) | Low active reset. If not connected, Power-on-Reset and internal pull-up resistor is active. |
| TEST_MODE | 26 | I | Test mode input. Tie to low for normal operation. |
| <i>Interface Pins for μC</i> | | | |
| NCSIN | 2 | I | Low active chip selects input of SPI interface to μ C. |
| SCKIN | 3 | I | Serial clock for SPI interface to μ C. |
| SDIIN | 4 | I | Serial data input of SPI interface to μ C. |
| SDOIN | 7 | O | Serial data output of SPI interface to μ C (Z if NCSIN=1). |
| INTR | 25 | O | Interrupt output, programmable PD/PU for wired-and/or. |
| TARGET_REACHED | 24 | O | Target reached output, programmable PD/PU for wired-and/or. |
| <i>Reference Pins</i> | | | |
| STOPL | 10 | I (PD) | Left stop switch. External signal to stop a ramp. If not connected, internal pull-down resistor is active. |
| HOME_REF | 11 | I (PD) | Home reference signal input. External signal for reference search. If not connected, internal pull-down resistor is active. |
| STOPR | 12 | I (PD) | Right stop switch. External signal to stop a ramp. If not connected, internal pull-down resistor is active. |
| STPIN | 15 | I (PD) | Step input for external step control. If not connected, internal pull-down resistor is active. |
| DIRIN | 16 | I (PD) | Direction input for external step control. If not connected, internal pull-down resistor is active. |
| START | 17 | IO | Start signal input/output. (Default: Output) |
| <i>S/D Output Pins</i> | | | |
| STPOUT PWMA | 21 | O | Step output. First PWM signal (Sine). |
| DIROUT PWMB | 20 | O | Direction output. Second PWM signal (Cosine). |
| •→ <i>Continued on next page!</i> | | | |



| Pin Names and Descriptions | | | |
|-------------------------------|--------|--------|--|
| Pin | Number | Type | Function |
| <i>Encoder Interface Pins</i> | | | |
| N | 18 | I (PD) | N signal input of incremental encoder input interface. If not connected, internal pull-down resistor will be active. |
| NNEG | 19 | I (PD) | Negated N signal input of incremental encoder input interface. If not connected, internal pull-down resistor will be active. |
| B SDI | 8 | I (PD) | B signal input of incremental encoder input interface. Serial data input signal of serial encoder interface (SSI/SPI). If not connected, internal pull-down resistor is active. |
| BNEG NSDI SDO_ENC | 9 | IO | Negated B signal input of incremental encoder interface (default) . Negated serial data input signal of SSI encoder input interface. Serial data output of SPI encoder input interface. |
| A SCLK | 32 | IO | A signal input of incremental encoder interface (default) . Serial clock output signal of serial encoder interface (SSI/SPI). |
| ANEG NSCLK NSCS_ENC | 1 | IO | Negated A signal input of incremental encoder interface (default) . Negated serial clock output signal of serial encoder interface. Low active chip select output of SPI encoder input interface. |

Table 2: Pin Names and Descriptions



1.3. System Overview




Figure 7: System Overview



2. Application Circuits

In this chapter application circuit examples are provided that show how external components can be connected.

2.1. TMC4330A Standard Connection: VCC=3.3V




Figure 8: TMC4330A Connection: VCC=3.3V

2.2. TMC4330A with TMC2100 Stepper Connection and Encoder feedback




Figure 9: TMC4330A with TMC2100 Stepper Driver in stealthChop Mode

2.3. TMC4330A with TMC22xx Stepper Connection




Figure 10: TMC4330A with TMC22xx Stepper Driver (32 microsteps settings)



3. SPI Interfacing

TMC4330A uses 40-bit SPI datagrams for communication with a microcontroller. The bit-serial interface is synchronous to a bus clock. For every bit sent from the bus master to the bus slave, another bit is sent simultaneously from the slave to the master. In the following chapter information is provided about the SPI control interface, SPI datagram structure and SPI transaction process.

| SPI Input Control Interface Pins | | |
|----------------------------------|--------|--|
| Pin Name | Type | Remarks |
| NSCSIN | Input | Chip Select of SPI- μ C interface (low active) |
| SCKIN | Input | Serial clock of SPI- μ C interface |
| SDIIN | Input | Serial data input of SPI- μ C interface |
| SDOIN | Output | Serial data output of SPI- μ C interface |

Table 3: SPI Input Control Interface Pins

3.1. SPI Datagram Structure

- Microcontrollers that are equipped with hardware SPI are typically able to communicate using integer multiples of 8 bit.
- The NSCSIN line of the TMC4330A has to stay active (low) for the complete duration of the datagram transmission.
- Each datagram that is sent to TMC4330A is composed of an address byte followed by four data bytes. This allows direct 32-bit data word communication with the register set of TMC4330A. Each register is accessed via 32 data bits; even if it uses less than 32 data bits.
 - Each register is specified by a one-byte address:
 - For read access the most significant bit of the address byte is 0.
 - For write access the most significant bit of the address byte is 1.

NOTE:

→ Some registers are write only registers. Most registers can be read also; and there are also some read only registers.

| TMC4330A SPI Datagram Structure | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---------|-----------------|---------|---------|---------|------------|--------|-------|-------|------------|----|----|----|------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| MSB (transmitted first) | | 40 bits | | | | | | | | | | | | LSB (transmitted last) | | | | | | | | | | | | | | | | | | | | | | | | | |
| 39 | | ... | | | | | | | | | | | | 0 | | | | | | | | | | | | | | | | | | | | | | | | | |
| → 8-bit address ← 8-bit SPI status | | ← → 32-bit data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 39 ... 32 | | 31 ... 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| → to TMC4330A: RW + 7-bit address ← from TMC4330A: 8-bit SPI status | | 8-bit data | | | | 8-bit data | | | | 8-bit data | | | | 8-bit data | | | | | | | | | | | | | | | | | | | | | | | | | |
| 39 / 38 ... 32 | | 31 ... 24 | | | | 23 ... 16 | | | | 15 ... 8 | | | | 7 ... 0 | | | | | | | | | | | | | | | | | | | | | | | | | |
| W | 38...32 | 31...28 | 27...24 | 23...20 | 19...16 | 15...12 | 11...8 | 7...4 | 3...0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Figure 11: TMC4330A SPI Datagram Structure



Read/Write Selection Principles and Process

Read and write selection is controlled by the MSB of the address byte (bit 39 of the SPI datagram). This bit is 0 for read access and 1 for write access. Consequently, the bit named W is a WRITE_notREAD control bit.

The active high write bit is the MSB of the address byte. Consequently, 0x80 must be added to the address for a write access.

The SPI interface always delivers data back to the master, independent of the Write bit W.

| Difference between Read and Write Access | |
|--|---|
| If ... | Then ... |
| The previous access was a read access. | The data transferred back is the data read from the address which was transmitted with the previous datagram. |
| The previous access was a write access | The data read back mirrors the previously received write data. |

Figure 12: Difference between Read and Write Access

Conclusion:

Consequently, the difference between a read and a write access is that the read access does not transfer data to the addressed register but it transfers the address only; and its 32 data bits are dummies.

NOTE:

→ Please note that the following read delivers back data read from the address transmitted in the preceding read cycle. The data is latched immediately after the read request.

AREAS OF SPECIAL CONCERN



A read access request datagram uses dummy write data.

Read data is transferred back to the master with the subsequent read or write access.

- i Reading multiple registers can be done in a pipelined fashion. Data that is delivered is latched immediately after the initiated data transfer.

Use of Dummy Write Data

Read and Write Access Examples

For read access to register $XACTUAL$ with the address 0x21, the address byte must be set to 0x21 in the access preceding the read access.

For write access to register $VACTUAL$, the address byte must be set to $0x80 + 0x22 = 0xA2$. For read access, the data bit can have any value, e.g., 0.

| Read and Write Access Examples | | |
|--------------------------------|------------------|------------------------------------|
| Action | Data sent to TMC | Data received from TMC |
| read $XACTUAL$ | → 0x2100000000 | ← 0xSS ¹⁾ & unused data |
| read $XACTUAL$ | → 0x2100000000 | ← 0xSS & $XACTUAL$ |
| write $VACTUAL := 0x00ABCDEF$ | → 0xA200ABCDEF | ← 0xSS & $XACTUAL$ |
| write $VACTUAL := 0x00123456$ | → 0xA200123456 | ← 0xSS00ABCDEF |

Table 4: Read and Write Access Examples

¹⁾ SS is a placeholder for the status bits SPI_STATUS.



Data Alignment

All data is right-aligned. Some registers represent unsigned (positive) values; others represent integer values (signed) as two's complement numbers. Some registers consist of switches that are represented as bits or bit vectors.

SPI Transaction Process

The SPI transaction process is as follows:

- The slave is enabled for SPI transaction by a transition to low level on the chip select input NSCSIN.
 - Bit transfer is synchronous to the bus clock SCKIN, with the slave latching the data from SDIIN on the rising edge of SCKIN and driving data to SDOIN following the falling edge.
 - The most significant bit is sent first.
- i. A minimum of 40 SCKIN clock cycles is required for a bus transaction with TMC4330A.

AREAS OF SPECIAL CONCERN**System Behavior Specifics****Take the following aspects into consideration:**

- **Whenever data is read from or written to the TMC4330A**, the first eight bits that are delivered back contain the SPI status *SPI_STATUS* that consists of eight user-selected event bits. The selection of these bits are explained in chapter 5.2. (Page 22).
- **If less than 40 clock cycles are transmitted**, the transfer is not valid; even for read access. However, sending only eight clock cycles can be useful to obtain the SPI status because it sends the status information back first.
- **If more than 40 clocks cycles are transmitted**, the additional bits shifted into SDIIN are shifted out on SDOIN after a 40-clock delay through an internal shift register. This can be used for daisy chaining multiple chips.
- **NSCSIN must be low during the whole bus transaction.** When NSCSIN goes high, the contents of the internal shift register are latched into the internal control register and recognized as a command from the master to the slave. If more than 40 bits are sent, only the last 40 bits received - *before the rising edge of NSCSIN* - are recognized as the command.




Figure 13: SPI Timing Datagram



3.1.1. SPI Timing Description

The SPI interface is synchronized to the internal system clock, which limits SPI bus clock SCKIN to a quarter of the system clock frequency. The signal processing of SPI inputs is supported with internal Schmitt Trigger, but not with RC elements.

NOTE:

→ In order to avoid glitches at the inputs of the SPI interface between μC and TMC4330A, external RC elements have to be provided.

Figure 14 shows the timing parameters of an SPI bus transaction, and the table below specifies the parameter values.

| SPI Interface Timing | | | | | | |
|---|---------------------|--|---|--------------------------------|-----------------------------|------|
| SPI Interface Timing | AC Characteristics: | | External clock period: t_{CLK} | | | |
| Parameter | Symbol | Conditions | Min | Type | Max | Unit |
| SCKIN valid before or after change of NSCSIN | t_{CC} | | 10 | | | ns |
| NSCSIN high time | t_{CSH} | Min. time is for synchronous CLK with SCKIN high one t_{CH} before SCSIN high only. | t_{CLK} | $>2 \cdot t_{\text{CLK}} + 10$ | | ns |
| SCKIN low time | t_{CL} | Min. time is for synchronous CLK only. | t_{CLK} | $>t_{\text{CLK}} + 10$ | | ns |
| SCKIN high time | t_{CH} | Min. time is for synchronous CLK only. | t_{CLK} | $>t_{\text{CLK}} + 10$ | | ns |
| SCKIN frequency using external clock (Example: $f_{\text{CLK}} = 16 \text{ MHz}$) | f_{SCK} | Assumes synchronous CLK. | | | $f_{\text{CLK}} / 4$ (4) | MHz |
| SDIIN setup time before rising edge of SCKIN | t_{DU} | | 10 | | | ns |
| SDIIN hold time after rising edge of SCKIN | t_{DH} | | 10 | | | ns |
| Data out valid time after falling SCKIN clock edge | t_{DO} | No capacitive load on SDOIN. | | | $t_{\text{FILT}} + 5$ | ns |

Table 5: SPI Interface Timing

$$i \quad t_{\text{CLK}} = 1 / f_{\text{CLK}}$$



4. Input Filtering

Input signals can be noisy due to long cables and circuit paths. To prevent jamming, every input pin provides a Schmitt trigger. Additionally, several signals are passed through a digital filter. Particular input pins are separated into four filtering groups. Each group can be programmed individually according to its filter characteristics. In this chapter informed on the digital filtering feature of TMC4330A is provided; and how to separately set up the digital filter for input pins.

| Input Filtering Groups | | |
|---|--------|-------------------------------|
| Pin Names | Type | Remarks |
| A_SCLK B_SDI N ANEG_NSCLK BNEG_NSDI NNEG | Inputs | Encoder interface input pins. |
| STOPL HOME_REF STOPR | Inputs | Reference input pins. |
| START | Input | START input pin. |
| STPIN DIRIN | Inputs | Step/Dir interface inputs. |

Table 6: Input Filtering Groups (Assigned Pins)

| Register Names | | | |
|------------------------|------------------|----|---|
| Register Names | Register Address | | Remarks |
| <i>INPUT_FILT_CONF</i> | 0x03 | RW | Filter configuration for all four input groups. |

Table 7: Input Filtering (Assigned Register)

Input Filter Assignment

Every filtering group can be configured separately with regard to input sample rate and digital filter length.

The following groups exist:

- Encoder interface input pins.
- Reference input pins.
- Start input pin.
- Step/Dir input pins.

NOTE:

→ For the correct set-up of the *INPUT_FILT_CONF* register 0x03, please check section [14.4.](#), page [128](#).



Input Sample Rate (SR)

Input sample rate = $f_{CLK} / 2^{SR}$ where:

SR (extended with a particular name extension) is in [0... 7].

- i This means that the next input value is considered after 2^{SR} clock cycles.

Sample Rate Configuration

| Sample Rate Configuration | |
|---------------------------|---------------|
| SR Value | Sample Rate |
| 0 | f_{CLK} |
| 1 | $f_{CLK}/2$ |
| 2 | $f_{CLK}/4$ |
| 3 | $f_{CLK}/8$ |
| 4 | $f_{CLK}/16$ |
| 5 | $f_{CLK}/32$ |
| 6 | $f_{CLK}/64$ |
| 7 | $f_{CLK}/128$ |

Table 8: Sample Rate Configuration

Digital Filter Length ($FILT_L$)

- i The filter length $FILT_L$ can be set within the range [0... 7].
- i The filter length $FILT_L$ specifies the number of sampled bits that must have the same voltage level to set a new input bit voltage level.

Digital Filter Length Configuration Table

| Configuration of Digital Filter Length | |
|--|---------------|
| $FILT_L$ value | Filter Length |
| 0 | No filtering. |
| 1 | 2 equal bits. |
| 2 | 3 equal bits. |
| 3 | 4 equal bits. |
| 4 | 5 equal bits. |
| 5 | 6 equal bits. |
| 6 | 7 equal bits. |
| 7 | 8 equal bits. |

Table 9: Configuration of Digital Filter Length



4.1. Input Filtering Examples

The following three examples depict input pin filtering of three different input filtering groups.

- i After passing Schmitt trigger, voltage levels are compared to internal signals, which are processed by the motion controller.
- i The sample points are depicted as green dashed lines.

Example 1: Reference Input Pins

In this example every second clock cycle is sampled. Two sampled input bits must be equal to receive a valid input voltage.




Figure 14: Reference Input Pins: $SR_REF = 1$, $FILT_L_REF = 1$

Example 2: START Input Pin

This example shows the START input pattern at every fourth clock cycle:




Figure 15: START Input Pin: $SR_S = 2$, $FILT_L_S = 0$

Example 3: Encoder Interface Input Pins

This example shows every clock cycle bit. Eight sampled input bits must be equal to receive a valid input voltage.




Figure 16: Encoder Interface Input Pins: $SR_ENC_IN = 0$, $FILT_L_ENC_IN = 7$



5. Status Flags and Events

TMC4330A provides several status flags and status events to obtain short information on the internal status or motor driver status. These flags and events can be read out from dedicated registers. In the following chapter, you are informed about the generation of interrupts based on status events. Status events can also be assigned to the first eight SPI status bits, which are sent within each SPI datagram.

| Pin Names: Status Events | | |
|--------------------------|--------|---|
| Pin Names | Type | Remarks |
| INTR | Output | Interrupt output to indicate status events. |

Table 10: Pins Names: Status Events

| Register Names: Status Flags and Events | | | |
|---|------------------|----------|--|
| Register Name | Register Address | | Remarks |
| <i>GENERAL_CONF</i> | 0X00 | RW | Bits: 15, 29, 30. |
| <i>STATUS_FLAGS</i> | 0X0F | R | 32 status flags of TMC4330A and the connected TMC motor driver chip. |
| <i>EVENTS</i> | 0X0E | R+C W | 32 events triggered by altered TMC4330A status bits. |
| <i>SPI_STATUS_SELECTION</i> | 0X0B | RW | Selection of 8 out of 32 events for SPI status bits. |
| <i>EVENT_CLEAR_CONF</i> | 0X0C | RW | Exceptions for cleared event bits. |
| <i>INTR_CONF</i> | 0X0D | RW | Selection of 32 events for INTR output. |

Table 11: Register Names: Status Flags and Events



5.1. Status Event Description

Status events are based on status bits. If the status bits change, related events are triggered from inactive to active level. Resetting events back to inactive must be carried out manually.

Association of Status Bits

Status bits and status events are associated in different ways:

- Status flags reflect the as-is-condition, whereas status events indicate that the dedicated information has changed since the last read request of the *EVENTS* register. Several status events are associated with one status bit.
- Some status events show the status transition of one or more status bits out of a status bit group.
- In case a flag consists of more than one bit, the number of associated events that can be triggered corresponds to the valid combinations. The *VEL_STATE* flag, e.g., has two bit but three associated velocity state events (b'00/b'01/b'10). Such an event is triggered if the associated combination switches from inactive to active.

NOTE:

→ Some events have no equivalence in the *STATUS_FLAGS* register 0x0F.

Automatic Clearance of EVENTS

The *EVENTS* register 0x0E is automatically cleared after reading the register; subsequent to an SPI datagram request. Events are important for interrupt generation and SPI status monitoring.

NOTE:

→ It is recommended to clear *EVENTS* register 0x0E by read request before regular operation.

AREAS OF SPECIAL CONCERN



Recognition of a status event can fail; in case it is triggered right before or during *EVENTS* register 0x0E becomes cleared.

In order to prevent events from being cleared, assign *EVENT_CLEAR_CONF* register 0x0C according to the particular event in the *EVENTS* register:

Action:

- Set related *EVENT_CLEAR_CONF* register bit position to 1.

Result:

The related event is not cleared when *EVENTS* register is read out.

In order to clear these events, do the following, if necessary:

Action:

- Set related *EVENTS* register 0x0E bit position to 1.

Result:

The related event is cleared by writing to the *EVENTS* register.

How to Avoid Lack of Information



5.2. SPI Status Bit Transfer

Up to eight events can be selected for permanent SPI status report. Consequently, these events are always transferred at the most significant transfer bits within each TMC4330A SPI response.

Assign an Event to a Status Bit

In order to select an event for the SPI status bits, assign the *SPI_STATUS_SELECTION* register 0x0B according to the particular event in the *EVENTS* register:

Action:

- Set the related *SPI_STATUS_SELECTION* register bit position to 1.

Result:

The related event is transferred with every SPI datagram response as *SPI_STATUS*.

NOTE:

- The bit positions are sorted according to the event bit positions in the *EVENTS* register 0x0E. In case more than eight events are selected, the first eight bits (starting from index 0 = LSB) are forwarded as *SPI_STATUS*.

5.3. Generation of Interrupts

Similar to *EVENT_CLEAR_CONF* register and *SPI_STATUS_SELECTION* register, events can be selected for forwarding via INTR output. The selected events are ORed to one signal which means that INTR output switches active as soon as one of the selected events triggers.

Generate Interrupts

In order to select an event for the INTR output pin, assign the *INTR_CONF* register 0x0D according to the particular event in the *EVENTS* register:

Action:

- Set the related *INTR_CONF* register bit position to 1.

Result:

The related event is forwarded at the INTR output. If more than one event is requested, INTR becomes active as soon as one of the selected events is active.

INTR Output Polarity

Per default, the INTR output is low active.

In order to change the INTR polarity to high active, do the following:

Action:

- Set *intr_pol* = 1 (*GENERAL_CONF* register 0x00).

Result:

INTR is high active.



5.4. Connection of Multiple INTR Pins

INTR pin can be configured for a shared interrupt signal line of several TMC4330A interrupt signals to the microcontroller.

Connecting several Interrupt Pins

In order to make use of a Wired-Or or Wired-And behavior, the below described actions must be taken:

Action:

- **Step 1:** Set *intr_tr_pu_pd_en* = 1 (*GENERAL_CONF* register 0x00).

OPTION 1: WIRED-OR

Action:

- **Step 2:** Set *intr_as_wired_and* = 0 (*GENERAL_CONF* register 0x00).

Result:

The INTR pin works efficiently as Wired-Or (default configuration).

- i In case INTR pin is inactive, the pin drive has a weak inactive polarity output. If one of the connected pins is activated, the whole line is set to active polarity.

OPTION 2: WIRED-AND

Action:

- **Step 2:** Set *intr_as_wired_and* = 1 of the *GENERAL_CONF* register 0x00.

Result:

In case no interrupt is active, the INTR pin has a strong inactive polarity output. During the active state, the pin drive has a weak active polarity output. Consequently, the whole signal line is activated in case all pins are forwarding the active polarity.



6. Ramp Configurations for different Motion Profiles

Step generation is one of the main tasks of a stepper motor motion controller. The internal ramp generator of TMC4330A provides several step generation configurations with different motion profiles. They can be configured in combination with the velocity or positioning mode.

| Pin Names: Ramp Generator | | |
|---------------------------|--------|--------------------------|
| Pin Names | Type | Remarks |
| STPOUT_PWMA | Output | Step output signal. |
| DIROUT_PWMB | Output | Direction output signal. |

Table 12: Pin Names: Ramp Generator

| Register Names: Ramp Generator | | | |
|--------------------------------|------------------|----|---|
| Register Name | Register Address | | Remarks |
| <i>GENERAL_CONF</i> | 0x00 | RW | Ramp generator affecting bits 5:0. |
| <i>STP_LENGTH_ADD</i> | 0x10 | RW | Additional step length in clock cycles; 16 bits. |
| <i>DIR_SETUP_TIME</i> | | | Additional time in clock cycles when no steps will occur after a direction change; 16 bits. |
| <i>RAMPMODE</i> | 0x20 | RW | Requested motion profile and operation mode; 3 bits. |
| <i>XACTUAL</i> | 0x21 | RW | Current internal microstep position; signed; 32 bits. |
| <i>VACTUAL</i> | 0x22 | R | Current step velocity; 24 bits; signed; no decimals. |
| <i>AACTUAL</i> | 0x23 | R | Current step acceleration; 24 bits; signed; no decimals. |
| <i>VMAX</i> | 0x24 | RW | Maximum permitted or target velocity; signed; 32 bits= 24+8 (24 bits integer part, 8 bits decimal places). |
| <i>VSTART</i> | 0x25 | RW | Velocity at ramp start; unsigned; 31 bits=23+8. |
| <i>VSTOP</i> | 0x26 | RW | Velocity at ramp end; unsigned; 31 bits=23+8. |
| <i>VBREAK</i> | 0x27 | RW | At this velocity value, the acceleration/deceleration will change during trapezoidal ramps; unsigned; 31 bits=23+8. |
| <i>AMAX</i> | 0x28 | RW | Maximum permitted or target acceleration; unsigned; 24 bits=22+2 (22 bits integer part, 2 bits decimal places). |
| <i>DMAX</i> | 0x29 | RW | Maximum permitted or target deceleration; unsigned; 24 bits=22+2. |
| <i>ASTART</i> | 0x2A | RW | Acceleration at ramp start or below VBREAK; unsigned; 24 bits=22+2. |
| <i>DFINAL</i> | 0x2B | RW | Deceleration at ramp end or below VBREAK; unsigned; 24 bits=22+2. |
| <i>BOW1</i> | 0x2D | RW | First bow value of a complete velocity ramp; unsigned; 24 bits=24+0 (24 bits integer part, no decimal places). |
| <i>BOW2</i> | 0x2E | RW | Second bow value of a complete velocity ramp; unsigned; 24bits=24+0. |
| <i>BOW3</i> | 0x2F | RW | Third bow value of a complete velocity ramp; unsigned; 24 bits=24+0. |
| <i>BOW4</i> | 0x30 | RW | Fourth bow value of a complete velocity ramp; unsigned; 24 bits=24+0. |
| <i>CLK_FREQ</i> | 0x31 | RW | External clock frequency f_{CLK} ; unsigned; 25 bits. |
| <i>XTARGET</i> | 0x37 | RW | Target position; signed; 32 bits. |

Table 13: Register Names: Ramp Generator



6.1. Step/Dir Output Configuration

This section focuses on the description of the Step/Dir output configuration.

6.1.1. Step/Dir Output Configuration Steps

Step/Dir output signals can be configured for the driver circuit.

If step signals must be longer than one clock cycle, do as follows:

Action:

- Set proper *STP_LENGTH_ADD* register 0x10 (bit 15:0).

Result:

The resulting step length is equal to *STP_LENGTH_ADD*+1 clock cycles. This is how the step length is assigned within a range of up to 1-up-to-2¹⁶ clock cycles.

Action:

- Set proper *DIR_SETUP_TIME* register 0x10 (bit 31:16).

Result:

The delay period between DIROUT and STPOUT voltage level transitions last *DIR_SETUP_TIME* clock cycles. No steps are sent via STPOUT for *DIR_SETUP_TIME* clock cycles after a level change at DIROUT.

PRINCIPLE:

DIROUT does not change the level:

- During active step pulse signal
- For (*STP_LENGTH_ADD*+1) clock cycles after the step signal returns to inactive level

6.1.2. STPOUT: Changing Polarity

STPOUT characteristics can be set differently, as follows:

Per default, the step output is high active because a rising edge at STPOUT indicates a step.

In order to change the polarity, do as follows:

Action:

- Set *step_inactive_pol* = 1 (bit3 of *GENERAL_CONF* register 0x00).

Result:

Each falling edge indicates a step.

How to prompt Level Change with every Step

In order to prompt a step at every level change, do as follows:

Action:

- Set *toggle_step* = 1 (bit4 of *GENERAL_CONF* register 0x00).

Result:

Every level change indicates a step.

DIROUT: Changing the Polarity

Per default, voltage level 1 at DIROUT indicates a negative step direction. DIROUT characteristics can be set differently, as shown below.

In order to change polarity, do as follows:

Action:

- Set *pol_dir_out* = 0 (bit5 of *GENERAL_CONF* register 0x00).

Result:

A high voltage level at DIROUT indicates a positive step direction.

