

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# TMC5062 DATASHEET

Dual, cost-effective controller and driver for up to two 2-phase bipolar stepper motors. Integrated motion controller with SPI interface.



#### FEATURES AND BENEFITS

Two 2-phase stepper motors

Drive Capability up to 2 x 1.1A coil current

Motion Controller with sixPoint™ ramp

Voltage Range 4.75... 20V DC

SPI & Single Wire UART

Dual ABN Encoder Interface

2x Ref.-Switch input per axis

Highest Resolution 256 microsteps per full step

Full Protection & Diagnostics

dcStep™ load dependent speed control – no step loss

stallGuard2™ high precision sensorless motor load detection

coolStep™ load dependent current saves up to 75% energy

spreadCycle™ high-precision chopper for best current sine wave form and zero crossing with additional chopSync2™

Compact Size 7x7mm² QFN48 package


#### **APPLICATIONS**

CCTV, Security
Antenna Positioning
Heliostat Controller
Battery powered applications
Office Automation
ATM, Cash recycler, POS
Lab Automation
Liquid Handling
Medical
Printer and Scanner
Pumps and Valves

#### **DESCRIPTION**

The TMC5062 is a high performance motion controller and driver for up to two stepper motors. It combines two flexible ramp motion controllers with energy efficient stepper motor drivers. The drivers support two-phase stepper motors and offer an industry-leading feature set, including highresolution microstepping, sensorless mechanical load measurement, load-adaptive velocity and power optimization, and lowresonance chopper operation. Standard SPI™ interface and an optional UART based single wire interface simplify communication. Integrated protection and diagnostic features support robust and reliable operation. High integration, high energy efficiency and small form factor enable miniaturized designs with low external component count for costeffective and highly competitive solutions.


#### **BLOCK DIAGRAM**






#### APPLICATION EXAMPLES: HIGH FLEXIBILITY – MULTIPURPOSE USE


The TMC5062 scores with power density, complete motion controlling features and integrated power stages. It offers a versatility that covers a wide spectrum of applications from battery systems up to embedded applications with 1.1A RMS motor current per coil. The small form factor keeps costs down and allows for miniaturized layouts. Extensive support at the chip, board, and software levels enables rapid design cycles and fast time-to-market with competitive products. High energy efficiency and reliability from TRINAMIC's coolStep and dcStep technologies deliver cost savings in related systems such as power supplies and cooling.



The stepper motor driver outputs are switched in parallel. A dual ABN encoder interface and two reference switch inputs are used.



An application with two stepper motors is shown. Additionally ABN the encoder interface and two reference switches can be used for each motor. A single CPU controls the whole system. The CPUboard and controller / driver are boards highly economical and space A UART interface saving. can be used as an option to SPI for pin count limited controller or remote drives.



# TMC5062-EVAL EVALUATION BOARD EVALUATION & DEVELOPMENT PLATFORM

The TMC5062-EVAL is part of TRINAMICs universal evaluation board system which provides a convenient handling of the hardware as well as a user-friendly software tool for evaluation. The TMC5062 evaluation board system consists of three parts: STARTRAMPE (base board), ESELSBRÜCKE (connector board including several test points), and TMC5062-EVAL.

#### **ORDER CODES**

Order code	Description	Size [mm²]
TMC5062-LA	Dual dcStep™ and coolStep™ controller/driver, QFN48	7 x 7
TMC5062-EVAL	Evaluation board for TMC5062	85 x 55
STARTRAMPE	Baseboard for TMC5062-EVAL and further evaluation boards	85 x 55
ESELSBRÜCKE	Connector board for plug-in evaluation board system	61 x 38

_			_	
		$\Delta \mathbf{r}$	$\sim$	ITELITA
IAKI	-	(1)		
IADI		VI.	CUIT	ITENTS

1 P	RINCIPLES OF OPERATION	5	10.2	MOTION PROFILES	54
1.1	KEY CONCEPTS	5	10.3	INTERRUPT HANDLING	55
1.2	CONTROL INTERFACES	6	10.4	VELOCITY THRESHOLDS	55
1.3	SOFTWARE	6	10.5	REFERENCE SWITCHES	57
1.4	MOVING AND CONTROLLING THE MOTOR	7	10.6	RESTRICTIONS OF RAMP GENERATOR (ERRATA	4) 58
1.5	PRECISION DRIVER WITH PROGRAMMABLE	,	11 ST	ALLGUARD2 LOAD MEASUREMENT	61
	MICROSTEPPING WAVE	7	11.1	TUNING THE STALLGUARD2 THRESHOLD SGT	62
1.6	stallGuard2 – Mechanical Load Sensin		11.2	STALLGUARD2 UPDATE RATE AND FILTER	64
1.7	COOLSTEP – LOAD ADAPTIVE CURRENT CONT	rol7	11.3	DETECTING A MOTOR STALL	64
1.8	DCSTEP - LOAD DEPENDENT SPEED CONTROL	L 8	11.4	HOMING WITH STALLGUARD	64
1.9	ENCODER INTERFACES	8	11.4	LIMITS OF STALLGUARD OPERATION	64
2 P	IN ASSIGNMENTS	9		OLSTEP OPERATION	65
2.1	PACKAGE OUTLINE	9			
2.2	SIGNAL DESCRIPTIONS	9	12.1	USER BENEFITS	65
			12.2	SETTING UP FOR COOLSTEP	65
3 S	AMPLE CIRCUITS	12	12.3	TUNING COOLSTEP	67
3.1	STANDARD APPLICATION CIRCUIT	12	13 DC	STEP	68
3.2	5 V ONLY SUPPLY	14	13.1	USER BENEFITS	68
3.3	EXTERNAL VCC SUPPLY	15	13.2	DESIGNING-IN DCSTEP	68
3.4	OPTIMIZING ANALOG PRECISION	16	13.3	ENABLING DCSTEP	69
3.5	Driver Protection and EME Circuitry	17	13.4	STALL DETECTION IN DCSTEP MODE	69
4 S	PI INTERFACE	18	13.5	MEASURING ACTUAL MOTOR VELOCITY IN DC	
4.1	SPI DATAGRAM STRUCTURE	18		OPERATION	70
4.2	SPI SIGNALS	19	1/4 STI	NE-WAVE LOOK-UP TABLE	71
4.3	TIMING	20	14 311	VE-VVAVE LOOK-OF TABLE	
	ART SINGLE WIRE INTERFACE	21	14.1 14.2	USER BENEFITS MICROSTEP TABLE	71 71
5.1	DATAGRAM STRUCTURE	21	15 AB	N INCREMENTAL ENCODER INTERFACE	: 73
5.2	CRC CALCULATION	23	בי קב	N INCKLITENTAL ENCODER INTERNACE	. ,,
5.3	UART SIGNALS	24	15.1	ENCODER TIMING	74
		L+	15.2	SETTING THE ENCODER TO MATCH MOTOR	
6 R	EGISTER MAPPING	25		RESOLUTION	74
6.1	GENERAL CONFIGURATION REGISTERS	26	15.3	CLOSING THE LOOP	74
6.2	RAMP GENERATOR REGISTERS	28	16 OU	ICK CONFIGURATION GUIDE	76
6.3	ENCODER REGISTERS	34	<b>10</b> Q0	ick confidention dolde	, 0
6.4	MOTOR DRIVER REGISTERS	36	17 GE	TTING STARTED	80
	URRENT SETTING	43	17.1	INITIALIZATION EXAMPLES	80
7.1	Sense Resistors	44	18 CL	OCK OSCILLATOR AND CLOCK INPUT	81
	HOPPER OPERATION	45	18.1	USING THE INTERNAL CLOCK	81
			18.2	USING AN EXTERNAL CLOCK	81
8.1	SPREADCYCLE CHOPPER	46	18.3	Considerations on the Frequency	81
8.2	CLASSIC 2-PHASE MOTOR CONSTANT OFF TI CHOPPER	:ME 49	19 AB	SOLUTE MAXIMUM RATINGS	83
8.3	RANDOM OFF TIME	50	20 ELE	CTRICAL CHARACTERISTICS	83
8.4	CHOPSYNC2 FOR QUIET MOTORS	51	20.1	Open Trous Bruce	0.7
9 D	RIVER DIAGNOSTIC FLAGS	52	20.1 20.2	Operational Range DC Characteristics and Timing	83
9.1	Temperature Measurement	52		CHARACTERISTICS	84
9.1 9.2	SHORT TO GND PROTECTION	52 52	20.3	THERMAL CHARACTERISTICS	86
9.3	OPEN LOAD DIAGNOSTICS	52 52	21 14	YOUT CONSIDERATIONS	87
	AMP GENERATOR	53	21.1	EXPOSED DIE PAD	87
			21.2	WIRING GND	87
10.1	REAL WORLD UNIT CONVERSION	53	21.3	SUPPLY FILTERING	87
			-4.7		5,

21.4 LAYOUT EXAMPLE	88	24 ESD SENSITIVE DEVICE	90
22 PACKAGE MECHANICAL DATA	89	25 TABLE OF FIGURES	91
22.1 DIMENSIONAL DRAWINGS	89	26 REVISION HISTORY	92
22.2 PACKAGE CODES	89	27 REFERENCES	92
23 DTSCLATMER	90		

# 1 Principles of Operation




Figure 1.1 Basic application and block diagram

The TMC5062 motion controller and driver chip is an intelligent power component interfacing between the CPU and up to two stepper motors. All stepper motor logic is completely within the TMC5062. No software is required to control the motor – just provide target positions. The TMC5062 offers a number of unique enhancements which are enabled by the system-on-chip integration of driver and controller. The sixPoint ramp generator of the TMC5062 uses dcStep, coolStep, and stallGuard2 automatically to optimize every motor movement: TRINAMICs special features contribute toward lower system cost, greater precision, greater energy efficiency, smoother motion, and cooler operation in stepper motor applications. The clear concept and the comprehensive solution save design-in time.

# 1.1 Key Concepts

The TMC5062 implements several advanced features which are exclusive to TRINAMIC products. These features contribute toward greater precision, greater energy efficiency, higher reliability, smoother motion, and cooler operation in many stepper motor applications.

dcStep™ Load dependent speed control. The motor moves as fast as possible and never loses

a step.

stallGuard2™ High-precision load measurement using the back EMF on the motor coils.

 ${\it coolStep^{TM}}$  Load-adaptive current control which reduces energy consumption by as much as

75%.

spreadCycle™ High-precision chopper algorithm available as an alternative to the traditional

constant off-time algorithm.

sixPoint<sup>TM</sup> Fast and precise positioning using a hardware ramp generator with a set of four

acceleration / deceleration settings. Quickest response due to dedicated hardware.

In addition to these performance enhancements, TRINAMIC motor drivers also offer safeguards to detect and protect against shorted outputs, output open-circuit, overtemperature, and undervoltage conditions for enhancing safety and recovery from equipment malfunctions.

#### 1.2 Control Interfaces

The TMC5062 supports both, an SPI and a UART based single wire interface with CRC checking. Selection of the actual interface is done via the configuration pin SW\_SEL, which can be hardwired to GND or VCC\_IO depending on the desired interface.

#### 1.2.1 SPI Interface

The SPI interface is a bit-serial interface synchronous to a bus clock. For every bit sent from the bus master to the bus slave, another bit is sent simultaneously from the slave to the master. Communication between an SPI master and the TMC5062 slave always consists of sending one 40-bit command word and receiving one 40-bit status word.

The SPI command rate typically is a few commands per complete motor motion.

#### 1.2.2 UART Interface

The single wire interface allows differential operation similar to RS485 (using SWIOP and SWION) or single wire interfacing (leaving open SWION). It can be driven by any standard UART. No baud rate configuration is required.

#### 1.3 Software

From a software point of view the TMC5062 is a peripheral with a number of control and status registers. Most of them can either be written only or read only, some of the registers allow both read and write access. In case read-modify-write access is desired for a write only register, a shadow register can be realized in master software.

### 1.4 Moving and Controlling the Motor

#### 1.4.1 Integrated Motion Controller

The integrated 32 bit motion controller automatically drives the motors to target positions, or accelerates to target velocities. All motion parameters can be changed on the fly. The motion controller recalculates immediately. A minimum set of configuration data consists of acceleration and deceleration values and the maximum motion velocity. A start and stop velocity is supported as well as a second acceleration and deceleration setting. The integrated motion controller supports immediate reaction to mechanical reference switches and to the sensorless stall detection stallGuard2.

#### Benefits are:

- Flexible ramp programming
- Efficient use of motor torque for acceleration and deceleration allows higher machine throughput
- Immediate reaction to stop and stall conditions

# 1.5 Precision Driver with Programmable Microstepping Wave

Current into the motor coils is controlled using a cycle-by-cycle chopper mode. Two chopper modes are available: a traditional constant off-time mode and the new spreadCycle mode. Constant off-time mode provides higher torque at the highest velocity, while spreadCycle mode offers smoother operation and greater power efficiency over a wide range of speed and load. The spreadCycle chopper scheme automatically integrates a fast decay cycle and guarantees smooth zero crossing performance. Programmable microstep shapes allow optimizing the motor performance.

#### Benefits are:

- Significantly improved microstepping with low cost motors
- Motor runs smooth and quiet
- Reduced mechanical resonances yields improved torque

# 1.6 stallGuard2 – Mechanical Load Sensing

stallGuard2 provides an accurate measurement of the load on the motor. It can be used for stall detection as well as other uses at loads below those which stall the motor, such as coolStep load-adaptive current reduction. This gives more information on the drive allowing functions like sensorless homing and diagnostics of the drive mechanics.

# 1.7 coolStep - Load Adaptive Current Control

coolStep drives the motor at the optimum current. It uses the stallGuard2 load measurement information to adjust the motor current to the minimum amount required in the actual load situation. This saves energy and keeps the components cool, making the drive an efficient and precise solution.

#### Benefits are:

- Energy efficiency power consumption decreased up to 75%

- Motor generates less heat improved mechanical precision

Less or no cooling improved reliability

- Use of smaller motor less torque reserve required ightarrow cheaper motor does the job

Figure 1.2 shows the efficiency gain of a 42mm stepper motor when using coolStep compared to standard operation with 50% of torque reserve. coolStep is enabled above 60RPM in the example.




Figure 1.2 Energy efficiency with coolStep (example)

# 1.8 dcStep - Load Dependent Speed Control

dcStep allows the motor to run near its load limit and at its velocity limit without losing a step. If the mechanical load on the motor increases to the stalling load, the motor automatically decreases velocity so that it can still drive the load. With this feature, the motor will never stall. In addition to the increased torque at a lower velocity, dynamic inertia will allow the motor to overcome mechanical overloads by decelerating. dcStep directly integrates with the ramp generator, so that the target position will be reached, even if the motor velocity needs to be decreased due to increased mechanical load. A dynamic range of up to factor 10 or more can be covered by dcStep without any step loss. By optimizing the motion velocity in high load situations, this feature further enhances overall system efficiency.

#### Benefits are:

- Motor does not loose steps in overload conditions
- Application works as fast as possible
- Highest possible acceleration automatically
- Highest energy efficiency at speed limit
- Highest possible motor torque using fullstep drive
- Cheaper motor does the job

#### 1.9 Encoder Interfaces

The TMC5072 provides two encoder interfaces for external incremental encoders. The encoders can be used for homing of the motion controllers (alternatively to reference switches) and for consistency checks on-the-fly between encoder position and ramp generator position. A programmable prescaler allows the adaptation of the encoder resolution to the motor resolution. 32 bit encoder counters are provided.

# 2 Pin Assignments

# 2.1 Package Outline




Figure 2.1 TMC5062 pin assignments.

# 2.2 Signal Descriptions

Pin	Number	Туре	Function
GND	6, 24, 34	GND	Digital ground pin for IO pins and digital circuitry.
VCC_IO	7		3.3V or 5V I/O supply voltage pin for all digital pins.
VSA	30		Analog supply voltage for 5V regulator – typically supplied with driver supply voltage. An additional 100nF capacitor to GND (GND
			plane) is recommended for best performance.
GNDA	31	GND	Analog GND. Tie to GND plane.
5VOUT	32		Output of internal 5V regulator. Attach 2.2µF or larger ceramic capacitor to GNDA near to pin for best performance. May be used to supply VCC of chip.

Pin	Number	Туре	Function
VCC	33		5V supply input for digital circuitry within chip and charge pump. Attach 470nF capacitor to GND (GND plane). May be supplied by 5VOUT. A $2.2\Omega$ resistor is recommended for decoupling noise from 5VOUT. When using an external supply, make sure, that VCC comes up before or in parallel to 5VOUT.
DIE_PAD	-	GND	Connect the exposed die pad to a GND plane. Provide as many as possible vias for heat transfer to GND plane.

Table 2.1 Low voltage digital and analog power supply pins

Pin	Number	Туре	Function
CP0	35	O(VCC)	Charge pump driver output. Outputs 5V (GND to VCC) square wave
			with 1/16 of internal oscillator frequency.
CPI	36	I(VCP)	Charge pump capacitor input: Provide external 22 nF / 50V capacitor
			to CPO.
VCP	37		Output of charge pump. Provide external 100 nF capacitor to VS.

Table 2.2 Charge pump pins

Pin	Number	Type	Function		
ENC1A/INT	1	I/O	Input A for incremental encoder 1. Can be programmed to provide		
			interrupt output based on ramp generator flags RAMP_STAT bits 4, 5,		
			6 & 7 and encoder null event status ENC_STATUS bit 0		
ENCAD/DD		T/O	(poscmp_enable=1).		
ENC1B/PP	2	I/O	Input B for incremental encoder 1. Can be programmed to provide position compare output for motor 1 (poscmp_enable=1).		
CSN/IO0	3	I/O	Chip select input of SPI interface, programmable IO in UART mode		
SCK/IO1	4	I/O	Serial clock input of SPI interface, programmable IO in UART mode		
SDI/IO2	5	I/O	Data input of SPI interface, programmable IO in UART mode		
SD0/I03	8	I/O	Data output of SPI interface (Tristate, enabled with CSN=0), programmable IO in UART mode		
SWIOP	9	I/O	Single wire UART interface I/O. Has internal 100K pulldown resistor.		
			Multi-purpose input in SPI mode.		
SWION	10	I/O	Single wire I/O (negative) for differential mode. Leave open in non-		
			differential mode when operating at 5V IO voltage or tie to desired		
			threshold voltage. Serial output in ring mode. Multi-purpose input in		
			SPI mode or encoder 2 N input.		
CLK	11	I	Clock input. Tie to GND using short wire for internal clock or supply		
			external clock. The first high signal disables the internal oscillator		
			until power down.		
SWSEL	12	I	Interface selection input. Tie to GND for SPI mode, tie to VCC_IO for single wire (UART) interface mode.		
REFR2	25	Ι	Right reference switch input for motor 2		
REFL2	26	Ι	Left reference switch input for motor 2		
REFR1	27	I	Right reference switch input for motor 1		
REFL1	28	I	Left reference switch input for motor 1		
DRV_ENN	29	I	Enable input for motor drivers. The power stage becomes switched		
			off (all motor outputs floating) when this pin becomes driven to a		
			high level. Tie to GND for normal operation.		
TST_MODE	48	I	Test mode input. Tie to GND using short wire.		
-	13, 23, 38	N.C.	Unused pins - no internal electrical connection. Leave open or tie to		
			GND for compatibility with future devices.		

Table 2.3 Digital I/O pins (all related to VCC\_IO supply)


Pin	Number	Type	Function	
02A1	14	0 (VS)	Motor 2 coil A output 1	
BR2A	15		Sense resistor connection for motor 2 coil A. Place sense resistor to	
			GND near pin.	
02A2	16	0 (VS)	Motor 2 coil A output 2	
VS	17, 19		Motor supply voltage. Provide filtering capacity near pin with	
			shortest loop to nearest GNDP pin (respectively via GND plane).	
GNDP	18	GND	Power GND. Connect to GND plane near pin.	
O2B1	20	0 (VS)	Motor 2 coil B output 1	
BR2B	21		Sense resistor connection for motor 2 coil B. Place sense resistor to	
			GND near pin.	
O2B2	22	0 (VS)	Motor 2 coil B output 2	
O1B2	39	0 (VS)	Motor 1 coil B output 2	
BR1B	40		Sense resistor connection for motor 1 coil B. Place sense resistor to	
			GND near pin.	
01B1	41	0 (VS)	Motor 1 coil B output 1	
VS	42, 44		Motor supply voltage. Provide filtering capacity near pin with	
			shortest loop to nearest GNDP pin (respectively via GND plane).	
GNDP	43	GND	Power GND. Connect to GND plane near pin.	
01A2	45	0 (VS)	Motor 1 coil A output 2	
BR1A	46		Sense resistor connection for motor 1 coil A. Place sense resistor to	
			GND near pin.	
01A1	47	0 (VS)	Motor 1 coil A output 1	

Table 2.4 Power driver pins

# 3 Sample Circuits

The sample circuits show the connection of the external components in different operation and supply modes. The connection of the bus interface and further digital signals is left out for clarity.

# 3.1 Standard Application Circuit



<sup>\*)</sup> For a reliable start-up it is essential that VCC\_IO comes up to a minimum of 1.5V before the TMC5062 leaves the reset condition. Therefore, TRINAMIC recommends using a fast-start-up voltage regulator (e.g. TS3480CX33) in a 3.3V environment.

#### Figure 3.1 Standard application circuit

The standard application circuit uses a minimum set of additional components in order to operate the motor. Use low ESR capacitors for filtering the power supply capable to cope with the current ripple. The current ripple often depends on the power supply and cable length. The VCC\_IO voltage can be supplied from 5VOUT, or from a fast startup 3.3V regulator. In order to minimize linear voltage regulator power dissipation of the internal 5V voltage regulator in applications where VM is high, a different (lower) supply voltage can be used for VSA, if available. For best motor chopper performance, an optional R/C-filter de-couples 5VOUT from digital noise cause by power drawn from VCC.

#### Basic layout hints

Place sense resistors and all filter capacitors as close as possible to the related IC pins. Use a solid common GND for all GND connections, also for sense resistor GND. Connect 5VOUT filtering capacitor directly to 5VOUT and GNDA pin. See layout hints for more details. Low ESR electrolytic capacitors are recommended for VS filtering.

#### Attention

In case VSA is supplied by a different voltage source, make sure that VSA does not exceed VS by more than one diode drop upon power up or power down.

### 3.1.1 VCC IO Requirements

For a reliable start-up it is essential that VCC\_IO comes up to a minimum of 1.5V before the TMC5062 leaves the reset condition. The reset condition ends earliest 50µs after the time when VSA exceeds its undervoltage threshold of typically 4.2V, or when 5VOUT exceeds its undervoltage threshold of typically 3.5V, whichever comes last.

#### THERE ARE THREE WAYS TO COME UP TO VCC\_IO REQUIREMENTS

- 5VOUT can be used directly to supply VCC\_IO. In this case there are no further requirements.
- An external low drop regulator can be used in a 3.3V environment. Note, that most voltage regulators are not suitable for this application because they show a delayed boot up. The following external regulators are proven by TRINAMIC:

TS3480CX33

This regulator can be used within the full supply voltage range when tied

to the motor supply voltage.

This regulator can be used to supply VCC\_IO from 5VOUT, or from a supply

LD1117-3.3 voltage of up to 15V.

 VCC\_IO can be supplied externally as shown in Figure 3.2. In this case it is mandatory to connect the Schottky diode to the logic supply of the external circuitry. Please note, that the 2K resistor is not to be used with 5V I/O voltage.




Figure 3.2 External supply of VCC\_IO (showing optional filtering for VCC)

Refer to application note no. 028 Supply Voltage Considerations: VCC\_IO in TMC50xx Designs (www.trinamic.com). Here you will find complete information about connecting VCC IO.

# 3.2 5 V Only Supply




Figure 3.3 5V only operation

While the standard application circuit is limited to roughly 5.5 V lower supply voltage, a 5 V only application lets the IC run from a normal 5 V +/-5% supply. In this application, linear regulator drop must be minimized. Therefore, the major 5 V load is removed by supplying VCC directly from the external supply. In order to keep supply ripple away from the analog voltage reference, 5 VOUT should have an own filtering capacity and the 5 VOUT pin does not become bridged to the 5 V supply.

### 3.3 External VCC Supply

Supplying VCC from an external supply is advised, when cooling of the chip is critical, e.g. at high environment temperatures in combination with high supply voltages (20 V), as the linear regulator is a major source of on-chip power dissipation. It must be made sure that the external VCC supply comes up before or synchronously with the 5VOUT supply, because otherwise the power-up reset event may be missed by the TMC5062. A diode from 5VOUT to VCC ensures this, in case the external voltage regulator is not a low drop type linear regulator. In order to prevent overload of the internal 5V regulator when using this diode, an additional series resistor has been added to VSA.

An alternative for reduced power dissipation is using a lower supply voltage for VSA, e.g. 6V to 12V. If power dissipation is critical, but no external supply is available, the clock frequency can be reduced as a first step by supplying external 12 MHz clock.




Figure 3.4 Using an external 5V supply to reduce linear regulator power dissipation

### 3.3.1 Internal Regulator Bridged

In case a clean external 5V supply is available, it can be used for complete supply of analog and digital part (Figure 3.5). The circuit will benefit from a well-regulated supply, e.g. when using a +/-1% regulator. A precise supply guarantees increased motor current precision, because the voltage at 5VOUT directly is the reference voltage for all internal units of the driver, especially for motor current control. For best performance, the power supply should have low ripple to give a precise and stable supply at 5VOUT pin with remaining ripple well below 5mV. Some switching regulators have a higher remaining ripple, or different loads on the supply may cause lower frequency ripple. In this case, increase capacity attached to 5VOUT. In case the external supply voltage has poor stability or low frequency ripple, this would affect the precision of the motor current regulation as well as add chopper noise.




Figure 3.5 Using an external 5V supply to bypass internal regulator

# 3.4 Optimizing Analog Precision

The 5VOUT pin is used as an analog reference for operation of the TMC5062. Performance will degrade when there is voltage ripple on this pin. Most of the high frequency ripple in a TMC5062 design results from the operation of the internal digital logic. The digital logic switches with each edge of the clock signal. Further, ripple results from operation of the charge pump, which operates with roughly 1 MHz and draws current from the VCC pin. In order to keep this ripple as low as possible, an additional filtering capacitor can be put directly next to the VCC pin with vias to the GND plane giving a short connection to the digital GND pins (pin 6 and pin 34). Analog performance is best, when this ripple is kept away from the analog supply pin 5VOUT, using an additional series resistor of  $2.2\,\Omega$  to  $3.3\,\Omega$ . The voltage drop on this resistor will be roughly  $100\,\mathrm{mV}$  ( $I_{VCC}$  \* R).




Figure 3.6 Adding an RC-Filter on VCC for reduced ripple

# 3.5 Driver Protection and EME Circuitry

Some applications have to cope with ESD events caused by motor operation or external influence. Despite ESD circuitry within the driver chips, ESD events occurring during operation can cause a reset or even a destruction of the motor driver, depending on their energy. Especially plastic housings and belt drive systems tend to cause ESD events. It is best practice to avoid ESD events by attaching all conductive parts, especially the motors themselves to PCB ground, or to apply electrically conductive plastic parts. In addition, the driver can be protected up to a certain degree against ESD events or live plugging / pulling the motor, which also causes high voltages and high currents into the motor connector terminals. A simple scheme uses capacitors at the driver outputs to reduce the dV/dt caused by ESD events. Larger capacitors will bring more benefit concerning ESD suppression, but cause additional current flow in each chopper cycle, and thus increase driver power dissipation, especially at high supply voltages. The values shown are example values – they might be varied between 100pF and 1nF. The capacitors also dampen high frequency noise injected from digital parts of the circuit and thus reduce electromagnetic emission. A more elaborate scheme uses LC filters to de-couple the driver outputs from the motor connector. Varistors in between of the coil terminals eliminate coil overvoltage caused by live plugging. Optionally protect all outputs by a varistor against ESD voltage.




Figure 3.7 Simple ESD enhancement and more elaborate motor output protection

### 4 SPI Interface

### 4.1 SPI Datagram Structure

The TMC5062 uses 40 bit SPI<sup>TM</sup> (Serial Peripheral Interface, SPI is Trademark of Motorola) datagrams for communication with a microcontroller. Microcontrollers which are equipped with hardware SPI are typically able to communicate using integer multiples of 8 bit. The NCS line of the TMC5062 must be handled in a way, that it stays active (low) for the complete duration of the datagram transmission.

Each datagram sent to the TMC5062 is composed of an address byte followed by four data bytes. This allows direct 32 bit data word communication with the register set of the TMC5062. Each register is accessed via 32 data bits even if it uses less than 32 data bits.

For simplification, each register is specified by a one byte address:

- For a read access the most significant bit of the address byte is 0.
- For a write access the most significant bit of the address byte is 1.

Most registers are write only registers, some can be read additionally, and there are also some read only registers.

TMC5062 SPI DATAGRAM STRUCTURE				
MSB (transmitted first)		40 bit		LSB (transmitted last)
39				0
→ 8 bit address ← 8 bit SPI status	←-	→ 32 bit data		
39 32		31	0	
→ to TMC5062: RW + 7 bit address ← from TMC5062: 8 bit SPI status	8 bit data 8 bit data 8 bit data 8 bit data			
39 / 38 32	31 24 23 16 15 8 7 0			
w 3832	3128 2724	2320 1916	1512 118	74 30
3 3 3 3 3 3 3 3 3 9 8 7 6 5 4 3 2	3 3 2 2 2 2 2 2 2 1 0 9 8 7 6 5 4		1 1 1 1 1 1 1 9 8 5 4 3 2 1 0 9 8	7 6 5 4 3 2 1 0

### 4.1.1 Selection of Write / Read (WRITE notREAD)

The read and write selection is controlled by the MSB of the address byte (bit 39 of the SPI datagram). This bit is 0 for read access and 1 for write access. So, the bit named W is a WRITE\_notREAD control bit. The active high write bit is the MSB of the address byte. So, 0x80 has to be added to the address for a write access. The SPI interface always delivers data back to the master, independent of the W bit. The data transferred back is the data read from the address which was transmitted with the *previous* datagram, if the previous access was a read access. If the previous access was a write access, then the data read back mirrors the previously received write data. So, the difference between a read and a write access is that the read access does not transfer data to the addressed register but it transfers the address only and its 32 data bits are dummies, and, further the following read or write access delivers back the data read from the address transmitted in the preceding read cycle.

A read access request datagram uses dummy write data. Read data is transferred back to the master with the subsequent read or write access. Hence, reading multiple registers can be done in a pipelined fashion.

Whenever data is read from or written to the TMC5062, the MSBs delivered back contain the SPI status, SPI\_STATUS, a number of eight selected status bits.

#### Example:

For a read access to the register (XACTUAL) with the address 0x21, the address byte has to be set to 0x21 in the access preceding the read access. For a write access to the register (VMAX), the address byte has to be set to 0x80 + 0x27 = 0xA7. For read access, the data bit might have any value (-). So, one can set them to 0.

action	data sent to TMC5062	data received from TMC5062
read XACTUAL	→ 0x2100000000	← 0xSS & unused data
read XACTUAL	→ 0x2100000000	← 0xSS & XACTUAL
write VMAX:= 0x00ABCDEF	→ 0xA700ABCDEF	← 0xSS & XACTUAL
write VMAX:= 0x00123456	→ 0xA700123456	← 0xSS00ABCDEF

<sup>\*)</sup> S: is a placeholder for the status bits SPI\_STATUS

#### 4.1.2 SPI Status Bits Transferred with Each Datagram Read Back

New status information becomes latched at the end of each access and is available with the next SPI transfer.

SPI_	SPI_STATUS - status flags transmitted with each SPI access in bits 39 to 32				
Bit	Name	Comment			
7	-	reserved (0)			
6	status_stop_l(2)	RAMP_STAT2[0] - 1: Signals motor 2 stop left switch status			
5	status_stop_l(1)	RAMP_STAT1[0] - 1: Signals motor 1 stop left switch status			
4	velocity_reached(2)	RAMP_STAT2[8] – 1: Signals motor 2 has reached its target velocity			
3	velocity_reached(1)	RAMP_STAT1[8] - 1: Signals motor 1 has reached its target velocity			
2	driver_error(2)	GSTAT[2] – 1: Signals driver 2 driver error (clear by reading GSTAT)			
1	driver_error(1)	GSTAT[1] - 1: Signals driver 1 driver error (clear by reading GSTAT)			
0	reset_flag	GSTAT[0] – 1: Signals, that a reset has occurred (clear by reading GSTAT)			

### 4.1.3 Data Alignment

All data are right aligned. Some registers represent unsigned (positive) values, some represent integer values (signed) as two's complement numbers, single bits or groups of bits are represented as single bits respectively as integer groups.

# 4.2 SPI Signals

The SPI bus on the TMC5062 has four signals:

- SCK bus clock input
- SDI serial data input
- SDO serial data output
- CSN chip select input (active low)

The slave is enabled for an SPI transaction by a low on the chip select input CSN. Bit transfer is synchronous to the bus clock SCK, with the slave latching the data from SDI on the rising edge of SCK and driving data to SDO following the falling edge. The most significant bit is sent first. A minimum of 40 SCK clock cycles is required for a bus transaction with the TMC5062.

If more than 40 clocks are driven, the additional bits shifted into SDI are shifted out on SDO after a 40-clock delay through an internal shift register. This can be used for daisy chaining multiple chips.

CSN must be low during the whole bus transaction. When CSN goes high, the contents of the internal shift register are latched into the internal control register and recognized as a command from the master to the slave. If more than 40 bits are sent, only the last 40 bits received before the rising edge of CSN are recognized as the command.

# 4.3 Timing

The SPI interface is synchronized to the internal system clock, which limits the SPI bus clock SCK to half of the system clock frequency. If the system clock is based on the on-chip oscillator, an additional 10% safety margin must be used to ensure reliable data transmission. All SPI inputs as well as the ENN input are internally filtered to avoid triggering on pulses shorter than 20ns. Figure 4.1 shows the timing parameters of an SPI bus transaction, and the table below specifies their values.




Figure 4.1 SPI timing

Hint
Usually this SPI timing is referred to as SPI MODE 3 (CPOL=1 and CPHA=1).

SPI interface timing	AC-Characteristics										
	clock perio	od: t <sub>CLK</sub>									
Parameter	Symbol	Conditions	Min	Тур	Max	Unit					
SCK valid before or after change of CSN	t <sub>CC</sub>		10			ns					
CSN high time	t <sub>csh</sub>	*) Min time is for synchronous CLK with SCK high one $t_{\text{CH}}$ before CSN high only	t <sub>CLK</sub> *)	>2t <sub>CLK</sub> +10		ns					
SCK low time	t <sub>CL</sub>	*) Min time is for synchronous CLK only	t <sub>CLK</sub> *)	>t <sub>CLK</sub> +10		ns					
SCK high time	t <sub>CH</sub>	*) Min time is for synchronous CLK only	t <sub>CLK</sub> *)	>t <sub>CLK</sub> +10		ns					
SCK frequency using internal clock	f <sub>SCK</sub>	assumes minimum OSC frequency			4	MHz					
SCK frequency using external 16MHz clock	f <sub>SCK</sub>	assumes synchronous CLK			8	MHz					
SDI setup time before rising edge of SCK	t <sub>DU</sub>		10			ns					
SDI hold time after rising edge of SCK	t <sub>DH</sub>		10			ns					
Data out valid time after falling SCK clock edge	t <sub>DO</sub>	no capacitive load on SDO			t <sub>FILT</sub> +5	ns					
SDI, SCK and CSN filter delay time	t <sub>FILT</sub>	rising and falling edge	12	20	30	ns					

# 5 UART Single Wire Interface

The UART single wire interface allows the control of the TMC5062 with any microcontroller UART. It shares transmit and receive line like an RS485 based interface. Data transmission is secured using a cyclic redundancy check, so that increased interface distances (e.g. over cables between two PCBs) can be bridged without the danger of wrong or missed commands even in the event of electro-magnetic disturbance. The automatic baud rate detection makes this interface easy and flexible to use.

# 5.1 Datagram Structure

#### 5.1.1 Write Access

	TMC5062 UART WRITE ACCESS DATAGRAM STRUCTURE													
	each byte is LSBMSB, highest byte transmitted first													
C	0 55									55				
synchronization RW + 7 bit register address						_	jister		32 bit data		CRC			
						07 815								
			0	.7				815			1647		4855	
1	. 0	1	0	.7	0	0	0	815 register addres	s 1		1647 data bytes 3, 2, 1, 0 (high byte to low byte)		4855 crc	

A sync nibble precedes each transmission to and from the TMC5062 and is embedded into the first transmitted byte. The second nibble is all zero. Each transmission allows a synchronization of the internal baud rate divider to the master clock. The actual baud rate is adapted and variations of the internal clock frequency are compensated. Thus, the baud rate can be freely chosen within the valid range. Each transmitted byte starts with a start bit (logic 0, low level on SWIOP) and ends with a stop bit (logic 1, high level on SWIOP). The bit time is calculated by measuring the time from the beginning of start bit (1 to 0 transition) to the end of the sync frame (1 to 0 transition from bit 2 to bit 3). All data is transmitted byte wise. The 32 bit data words are transmitted with the highest byte first.

A minimum baud rate of 9000 baud is permissible, assuming 20 MHz clock (worst case for low baud rate). Maximum baud rate is  $f_{CLK}/16$  due to the required stability of the baud clock.

The communication becomes reset if a pause time of longer than 63 bit times between the start bits of two successive bytes occurs. This timing is based on the last correctly received datagram. In this case, the transmission needs to be restarted after a failure recovery time of minimum 12 bit times of bus idle time. This scheme allows the master to reset communication in case of transmission errors. Any pulse on an idle data line below 16 clock cycles will be treated as a glitch and leads to a timeout of 12 bit times, for which the data line must be idle. Other errors like wrong CRC are also treated the same way. This allows a safe re-synchronization of the transmission after any error conditions. Remark, that due to this mechanism, an abrupt reduction of the baud rate to less than 15 percent of the previous value is not possible.

Each accepted write datagram becomes acknowledged by the receiver by incrementing an internal cyclic datagram counter (8 bit). Reading out the datagram counter allows the master to check the success of an initialization sequence or single write accesses. Read accesses do not modify the counter.

#### 5.1.2 Read Access

	TMC5062 UART READ ACCESS REQUEST DATAGRAM STRUCTURE												
	each byte is LSBMSB, highest byte transmitted first												
	synchronization RW + 7 bit register CRC												
			0.	7					815			1623	
1	0	1	0	0	0	0	0		register address	0		crc	
0	1	5	3	4	5	9	7	8	i	15	16	i	23

The read access request datagram structure is identical to the write access datagram structure, but uses a lower number of user bits. Its function is the addressing of the desired register for the read access. The TMC5062 responds with the same baud rate as the master uses for the read request.

In order to ensure a clean bus transition from the master to the slave, the TMC5062 does not immediately send the reply to a read access, but it uses a programmable delay time after which the first reply byte becomes sent following a read request. This delay time can be set in multiples of eight bit times using SENDDELAY time setting (default=8 bit times) according to the needs of the master.

	TMC5062 UART READ ACCESS REPLY DATAGRAM STRUCTURE												
	each byte is LSBMSB, highest byte transmitted first												
C	0 55												
synchronization R + 7 bit register address					n		_		32 bit read data		CRC		
			0	.7				815		1647		4855	
1	. 0	1	0	.7	1	1	1	815 register	0	1647 data bytes 3, 2, 1, 0 (high byte to low byte)		4855 crc	

The read response is sent to the master. The transmitter becomes switched inactive four bit times after the last bit is sent.

#### **ERRATA IN READ ACCESS**

A known bug in the UART interface implementation affects read access to registers that change during the access. While the SPI interface takes a snapshot of the read register before transmission, the UART interface transfers the register directly MSB to LSB without taking a snapshot. This may lead to inconsistent data when reading out a register that changes during the transmission. Further, the CRC sent from the driver may be incorrect in this case (but must not), which will lead to the master repeating the read access. As a workaround, it is advised not to read out quickly changing registers like XACTUAL, MSCNT or X\_ENC during a motion, but instead first stop the motor or check the position\_reached flag to become active, and read out these values afterwards. If possible, use X\_LATCH and ENC\_LATCH for a safe readout during motion (e.g. for homing). As the encoder cannot be guaranteed to stand still during motor stop, only a dual read access and check for identical result ensures correct X\_ENC read data. Therefore it is advised to use the latching function instead. Use the vzero and velocity\_reached flag rather than reading VACTUAL.

### 5.2 CRC Calculation

An 8 bit CRC polynomial is used for checking both read and write access. It allows detection of up to eight single bit errors. The CRC8-ATM polynomial with an initial value of zero is applied LSB to MSB, including the sync- and register addressing byte. The synchronization byte is assumed to always be correct. The TMC5062 responds only to correctly transmitted datagrams. It increases its datagram counter for each correctly received write access datagram.

$$CRC = x^8 + x^2 + x^1 + x^0$$

Hint:

The CRC can be calculated within a CPU using a bit-wise cyclic XOR calculation of incoming and outgoing bits accumulated to an 8 bit CRC register. You find the algorithm in the TMC5062-EVAL evaluation board firmware.

```
CRC = (CRC << 1) OR (CRC.7 XOR CRC.1 XOR CRC.0 XOR [new incoming bit]) -- CRC.n is meant to extract bit n from the 8 bit CRC register
```

For a parallel 8 bit calculation of CRC in your CPU, you can use a look-up table. Additional algorithms can be found in literature.

# 5.3 UART Signals

The UART interface on the TMC5062 has two signals:

TMC5062 UART INTERFACE SIGNALS					
SWIOP	Non-inverted data input and output				
SWION	Inverted data input and output for use in differential transmission. Can be left open in a 5V IO voltage system. Tie to the half IO level voltage for best performance.				

In UART mode the slave checks the serial wire SWIOP and SWION for correctly received datagrams continuously. Both signals are switched as input during this time. It adapts to the baud rate based on the sync nibble, as described before. In case of a read access, it switches on its output drivers on SWIOP and SWION and sends its response using the same baud rate.




Figure 5.1 Connecting to a master via single wire UART interface




Figure 5.2 Connecting to a master via differential UART interface

# 6 Register Mapping

This chapter gives an overview of the complete register set. Some of the registers bundling a number of single bits are detailed in extra tables. The functional practical application of the settings is detailed in dedicated chapters.

#### Note

- All registers become reset to 0 upon power up, unless otherwise noted.
- Add 0x80 to the address Addr for write accesses!

NOTATION OF HEXADECIMAL AND BINARY NUMBERS						
	0x	precedes a hexadecimal number, e.g. 0x04				
	%	precedes a multi-bit binary number, e.g. %100				

NOTATION OF R/W FIELD	
R	Read only
W	Write only
R/W	Read- and writable register
R+C	Clear upon read

#### **OVERVIEW REGISTER MAPPING**

REGISTER	DESCRIPTION
General Configuration Registers	These registers contain
	- global configuration
	- global status flags
	<ul> <li>slave address configuration</li> </ul>
	<ul> <li>and I/O configuration</li> </ul>
Ramp Generator Motion Control Register Set	This register set offers registers for
	- choosing a ramp mode
	<ul> <li>choosing velocities</li> </ul>
	- homing
	<ul> <li>acceleration and deceleration</li> </ul>
	<ul> <li>target positioning</li> </ul>
Ramp Generator Driver Feature Control Register Set	This register set offers registers for
	<ul> <li>driver current control</li> </ul>
	<ul> <li>setting thresholds for coolStep operation</li> </ul>
	<ul> <li>setting thresholds for different chopper modes</li> </ul>
	<ul> <li>setting thresholds for dcStep operation</li> </ul>
	<ul> <li>reference switch and stallGuard2 event</li> </ul>
	configuration
	- a ramp and reference switch status register
Encoder Register Set	The encoder register set offers all registers needed for
	proper ABN encoder operation.
Motor Driver Register Set	This register set offers registers for
	<ul> <li>setting / reading out microstep table and</li> </ul>
	counter
	- chopper and driver configuration
	- coolStep and stallGuard2 configuration
	- dcStep configuration, and
	<ul> <li>reading out stallGuard2 values and driver error flags</li> </ul>