



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



TMC5130A-TA DATASHEET

Universal high voltage controller/driver for two-phase bipolar stepper motor. stealthChop™ for quiet movement. Integrated MOSFETs for up to 2 A motor current per coil. With Step/Dir Interface and SPI.



APPLICATIONS

Textile, Sewing Machines
 Factory Automation
 Lab Automation
 Liquid Handling
 Medical
 Office Automation
 CCTV, Security
 ATM, Cash recycler
 POS
 Pumps and Valves
 HelioStat Controller


FEATURES AND BENEFITS

2-phase stepper motors up to 2A coil current (2.5A peak)
Motion Controller with sixPoint™ ramp
Step/Dir Interface with microstep interpolation microPlyer™
Voltage Range 4.75... 46V DC
SPI & Single Wire UART
Encoder Interface and **2x Ref.-Switch Input**
Highest Resolution 256 microsteps per full step
stealthChop™ for extremely quiet operation and smooth motion
spreadCycle™ highly dynamic motor control chopper
dcStep™ load dependent speed control
stallGuard2™ high precision sensorless motor load detection
coolStep™ current control for energy savings up to 75%
Integrated Current Sense Option
Passive Braking and freewheeling mode
Full Protection & Diagnostics
Compact Size 9x9mm² TQFP48 package

DESCRIPTION

The TMC5130A is a high performance stepper motor controller and driver IC with serial communication interfaces. It combines a flexible ramp generator for automatic target positioning with industries' most advanced stepper motor driver. Based on TRINAMICs sophisticated stealthChop chopper, the driver ensures absolutely noiseless operation combined with maximum efficiency and best motor torque. High integration, high energy efficiency and a small form factor enable miniaturized and scalable systems for cost effective solutions. The complete solution reduces learning curve to a minimum while giving best performance in class.


BLOCK DIAGRAM



APPLICATION EXAMPLES: HIGH VOLTAGE – MULTIPURPOSE USE


The TMC5130A scores with complete motion controlling features, integrated power stages, and power density. It offers a versatility that covers a wide spectrum of applications from battery powered systems up to embedded applications with 2A motor current per coil. The TMC5130A contains the complete intelligence which is required to drive a motor. Receiving target positions the TMC5130A manages motor movement. Based on TRINAMICs unique features stallGuard2, coolStep, dcStep, spreadCycle, and stealthChop, the TMC5130A optimizes drive performance. It trades off velocity vs. motor torque, optimizes energy efficiency, smoothness of the drive, and noiselessness. The small form factor of the TMC5130A keeps costs down and allows for miniaturized layouts. Extensive support at the chip, board, and software levels enables rapid design cycles and fast time-to-market with competitive products. High energy efficiency and reliability deliver cost savings in related systems such as power supplies and cooling.

MINIATURIZED DESIGN FOR ONE STEPPER MOTOR




An ABN encoder interface with scaler unit and two reference switch inputs are used to control motor movement.

COMPACT DESIGN FOR UP TO 255 STEPPER MOTORS



An application with 2 stepper motors is shown. Additionally, the ABN Encoder interface and two reference switches can be used for each motor. A single CPU controls the whole system. The CPU-board and the controller / driver boards are highly economical and space saving.

TMC5130-EVAL EVALUATION BOARD



The TMC5130-EVAL is part of TRINAMICs universal evaluation board system which provides a convenient handling of the hardware as well as a user-friendly software tool for evaluation. The TMC5130 evaluation board system consists of three parts: STARTRAMPE (base board), ESELSBRÜCKE (connector board including several test points), and TMC5130-EVAL.

ORDER CODES

Order code	Description	Size [mm ²]
TMC5130A-TA	1-axis dcStep, coolStep, and stealthChop controller/driver; TQFP48	9 x 9
TMC5130-EVAL	Evaluation board for TMC5130A two phase stepper motor controller/driver	85 x 55
STARTRAMPE	Baseboard for TMC5130-EVAL and further evaluation boards.	85 x 55
ESELSBRÜCKE	Connector board for plug-in evaluation board system.	61 x 38

Table of Contents

1	PRINCIPLES OF OPERATION	5	8	SPREADCYCLE AND CLASSIC CHOPPER... 59	
1.1	KEY CONCEPTS.....	7	8.1	SPREADCYCLE CHOPPER.....	60
1.2	CONTROL INTERFACES.....	7	8.2	CLASSIC CONSTANT OFF TIME CHOPPER	63
1.3	SOFTWARE.....	7	8.3	RANDOM OFF TIME	64
1.4	MOVING AND CONTROLLING THE MOTOR.....	8	8.4	CHOPSYNC2 FOR QUIET 2-PHASE MOTOR	65
1.5	STEALTHCHOP DRIVER.....	8	9	ANALOG CURRENT CONTROL AIN	66
1.6	STALLGUARD ₂ – MECHANICAL LOAD SENSING	8	10	SELECTING SENSE RESISTORS	67
1.7	COOLSTEP – LOAD ADAPTIVE CURRENT CONTROL.....	9	11	INTERNAL SENSE RESISTORS.....	69
1.8	DCSTEP – LOAD DEPENDENT SPEED CONTROL	9	12	VELOCITY BASED MODE CONTROL.....	71
1.9	ENCODER INTERFACE.....	9	13	DRIVER DIAGNOSTIC FLAGS.....	73
2	PIN ASSIGNMENTS.....	10	13.1	TEMPERATURE MEASUREMENT	73
2.1	PACKAGE OUTLINE.....	10	13.2	SHORT TO GND PROTECTION	73
2.2	SIGNAL DESCRIPTIONS	10	13.3	OPEN LOAD DIAGNOSTICS	73
3	SAMPLE CIRCUITS	13	14	RAMP GENERATOR.....	74
3.1	STANDARD APPLICATION CIRCUIT	13	14.1	REAL WORLD UNIT CONVERSION	74
3.2	REDUCED NUMBER OF COMPONENTS.....	14	14.2	MOTION PROFILES.....	75
3.3	INTERNAL RDSON SENSING.....	14	14.3	VELOCITY THRESHOLDS.....	77
3.4	EXTERNAL 5V POWER SUPPLY	15	14.4	REFERENCE SWITCHES	78
3.5	PRE-REGULATOR FOR REDUCED POWER DISSIPATION.....	16	14.5	EXTERNAL STEP/DIR DRIVER	79
3.6	5V ONLY SUPPLY.....	17	15	STALLGUARD₂ LOAD MEASUREMENT... 80	
3.7	HIGH MOTOR CURRENT.....	18	15.1	TUNING STALLGUARD ₂ THRESHOLD SGT	81
3.8	DRIVER PROTECTION AND EME CIRCUITRY... 20		15.2	STALLGUARD ₂ UPDATE RATE AND FILTER	83
4	SPI INTERFACE	21	15.3	DETECTING A MOTOR STALL.....	83
4.1	SPI DATAGRAM STRUCTURE	21	15.4	HOMING WITH STALLGUARD.....	83
4.2	SPI SIGNALS.....	22	15.5	LIMITS OF STALLGUARD ₂ OPERATION	83
4.3	TIMING	23	16	COOLSTEP OPERATION.....	84
5	UART SINGLE WIRE INTERFACE	24	16.1	USER BENEFITS.....	84
5.1	DATAGRAM STRUCTURE.....	24	16.2	SETTING UP FOR COOLSTEP	84
5.2	CRC CALCULATION	26	16.3	TUNING COOLSTEP.....	86
5.3	UART SIGNALS	26	17	STEP/DIR INTERFACE.....	87
5.4	ADDRESSING MULTIPLE SLAVES.....	27	17.1	TIMING	87
6	REGISTER MAPPING.....	29	17.2	CHANGING RESOLUTION	88
6.1	GENERAL CONFIGURATION REGISTERS	30	17.3	MICROPYLER STEP INTERPOLATOR AND STAND STILL DETECTION.....	89
6.2	VELOCITY DEPENDENT DRIVER FEATURE CONTROL REGISTER SET.....	33	18	DIAG OUTPUTS.....	90
6.3	RAMP GENERATOR REGISTERS.....	35	18.1	STEP/DIR MODE.....	90
6.4	ENCODER REGISTERS.....	40	18.2	MOTION CONTROLLER MODE.....	90
6.5	MOTOR DRIVER REGISTERS.....	42	19	DCSTEP	92
7	STEALTHCHOP™	51	19.1	USER BENEFITS.....	92
7.1	TWO MODES FOR CURRENT REGULATION.....	51	19.2	DESIGNING-IN DCSTEP	92
7.2	AUTOMATIC SCALING.....	52	19.3	DCSTEP INTEGRATION WITH THE MOTION CONTROLLER	93
7.3	VELOCITY BASED SCALING.....	54	19.4	STALL DETECTION IN DCSTEP MODE	93
7.4	COMBINING STEALTHCHOP AND SPREADCYCLE 56		19.5	MEASURING ACTUAL MOTOR VELOCITY IN DCSTEP OPERATION.....	94
7.5	FLAGS IN STEALTHCHOP.....	57	19.6	DCSTEP WITH STEP/DIR INTERFACE	95
7.6	FREEWHEELING AND PASSIVE BRAKING	58			

20	SINE-WAVE LOOK-UP TABLE.....	98	28.3	CONSIDERATIONS ON THE FREQUENCY.....	114
20.1	USER BENEFITS.....	98	29	ABSOLUTE MAXIMUM RATINGS	115
20.2	MICROSTEP TABLE	98	30	ELECTRICAL CHARACTERISTICS	115
21	EMERGENCY STOP.....	99	30.1	OPERATIONAL RANGE	115
22	ABN INCREMENTAL ENCODER INTERFACE	100	30.2	DC AND TIMING CHARACTERISTICS.....	116
22.1	ENCODER TIMING.....	101	30.3	THERMAL CHARACTERISTICS.....	119
22.2	SETTING THE ENCODER TO MATCH MOTOR RESOLUTION.....	101	31	LAYOUT CONSIDERATIONS.....	120
22.3	CLOSING THE LOOP.....	102	31.1	EXPOSED DIE PAD.....	120
23	DC MOTOR OR SOLENOID	103	31.2	WIRING GND	120
23.1	SOLENOID OPERATION.....	103	31.3	SUPPLY FILTERING.....	120
24	QUICK CONFIGURATION GUIDE.....	104	31.4	LAYOUT EXAMPLE	121
25	GETTING STARTED	109	32	PACKAGE MECHANICAL DATA.....	123
25.1	INITIALIZATION EXAMPLES.....	109	32.1	DIMENSIONAL DRAWINGS TQFP48-EP	123
26	STANDALONE OPERATION.....	110	32.2	PACKAGE CODES.....	124
27	EXTERNAL RESET	113	33	DESIGN PHILOSOPHY	125
28	CLOCK OSCILLATOR AND INPUT	113	34	DISCLAIMER.....	125
28.1	USING THE INTERNAL CLOCK.....	113	35	ESD SENSITIVE DEVICE.....	125
28.2	USING AN EXTERNAL CLOCK.....	114	36	TABLE OF FIGURES	126
			37	REVISION HISTORY.....	128
			38	REFERENCES	128

1 Principles of Operation

The TMC5130A motion controller and driver chip is an intelligent power component interfacing between CPU and stepper motor. All stepper motor logic is completely within the TMC5130A. No software is required to control the motor – just provide target positions. The TMC5130A offers a number of unique enhancements which are enabled by the system-on-chip integration of driver and controller. The sixPoint ramp generator of the TMC5130A uses stealthChop, dcStep, coolStep, and stallGuard2 automatically to optimize every motor movement.

THE TMC5130A OFFERS THREE BASIC MODES OF OPERATION:

MODE 1: Full Featured Motion Controller & Driver

All stepper motor logic is completely within the TMC5130A. No software is required to control the motor – just provide target positions. Enable this mode by tying low pin SD_MODE.

MODE 2: Step & Direction Driver

An external high-performance S-ramp motion controller like the TMC4361 or a central CPU generates step & direction signals synchronized to other components like additional motors within the system. The TMC5130A takes care of intelligent current and mode control and delivers feedback on the state of the motor. The microPlyer automatically smoothens motion. Leave open SD_MODE and SPI_MODE.

MODE 3: Simple Step & Direction Driver

The TMC5130A positions the motor based on step & direction signals. The microPlyer automatically smoothens motion. No CPU interaction is required; configuration is done by hardware pins. Basic standby current control can be done by the TMC5130A. Optional feedback signals allow error detection and synchronization. Enable this mode by tying low pin SPI_MODE.




Figure 1.1 TMC5130A basic application block diagram with motion controller




Figure 1.2 TMC5130A STEP/DIR application diagram




Figure 1.3 TMC5130A standalone driver application diagram

1.1 Key Concepts

The TMC5130A implements advanced features which are exclusive to TRINAMIC products. These features contribute toward greater precision, greater energy efficiency, higher reliability, smoother motion, and cooler operation in many stepper motor applications.

<i>stealthChop™</i>	No-noise, high-precision chopper algorithm for inaudible motion and inaudible standstill of the motor.
<i>spreadCycle™</i>	High-precision chopper algorithm for highly dynamic motion and absolutely clean current wave.
<i>dcStep™</i>	Load dependent speed control. The motor moves as fast as possible and never loses a step.
<i>stallGuard2™</i>	Sensorless stall detection and mechanical load measurement.
<i>coolStep™</i>	Load-adaptive current control reducing energy consumption by as much as 75%.
<i>microPlyer™</i>	Microstep interpolator for obtaining increased smoothness of microstepping when using the STEP/DIR interface.

In addition to these performance enhancements, TRINAMIC motor drivers offer safeguards to detect and protect against shorted outputs, output open-circuit, overtemperature, and undervoltage conditions for enhancing safety and recovery from equipment malfunctions.

1.2 Control Interfaces

The TMC5130A supports both, an SPI interface and a UART based single wire interface with CRC checking. Selection of the actual interface is done via the configuration pin SW_SEL, which can be hardwired to GND or VCC_IO depending on the desired interface.

1.2.1 SPI Interface

The SPI interface is a bit-serial interface synchronous to a bus clock. For every bit sent from the bus master to the bus slave another bit is sent simultaneously from the slave to the master. Communication between an SPI master and the TMC5130A slave always consists of sending one 40-bit command word and receiving one 40-bit status word.

The SPI command rate typically is a few commands per complete motor motion.

1.2.2 UART Interface

The single wire interface allows differential operation similar to RS485 (using SWIOP and SWION) or single wire interfacing (leaving open SWION). It can be driven by any standard UART. No baud rate configuration is required.

1.3 Software

From a software point of view the TMC5130A is a peripheral with a number of control and status registers. Most of them can either be written only or read only. Some of the registers allow both read and write access. In case read-modify-write access is desired for a write only register, a shadow register can be realized in master software.

1.4 Moving and Controlling the Motor

1.4.1 Integrated Motion Controller

The integrated 32 bit motion controller automatically drives the motor to target positions, or accelerates to target velocities. All motion parameters can be changed on the fly. The motion controller recalculates immediately. A minimum set of configuration data consists of acceleration and deceleration values and the maximum motion velocity. A start and stop velocity is supported as well as a second acceleration and deceleration setting. The integrated motion controller supports immediate reaction to mechanical reference switches and to the sensorless stall detection stallGuard2.

Benefits are:

- Flexible ramp programming
- Efficient use of motor torque for acceleration and deceleration allows higher machine throughput
- Immediate reaction to stop and stall conditions

1.4.2 STEP/DIR Interface

The motor can optionally be controlled by a step and direction input. In this case, the motion controller remains unused. Active edges on the STEP input can be rising edges or both rising and falling edges as controlled by another mode bit (*dedge*). Using both edges cuts the toggle rate of the STEP signal in half, which is useful for communication over slow interfaces such as optically isolated interfaces. On each active edge, the state sampled from the DIR input determines whether to step forward or back. Each step can be a fullstep or a microstep, in which there are 2, 4, 8, 16, 32, 64, 128, or 256 microsteps per fullstep. A step impulse with a low state on DIR increases the microstep counter and a high decreases the counter by an amount controlled by the microstep resolution. An internal table translates the counter value into the sine and cosine values which control the motor current for microstepping.

1.5 stealthChop Driver

stealthChop is a voltage chopper based principle. It guarantees absolutely quiet motor standstill and silent slow motion, except for noise generated by ball bearings. stealthChop can be combined with classic cycle-by-cycle chopper modes for best performance in all velocity ranges. Two additional chopper modes are available: a traditional constant off-time mode and the spreadCycle mode. The constant off-time mode provides high torque at highest velocity, while spreadCycle offers smooth operation and good power efficiency over a wide range of speed and load. spreadCycle automatically integrates a fast decay cycle and guarantees smooth zero crossing performance. The extremely smooth motion of stealthChop is beneficial for many applications.

Programmable microstep shapes allow optimizing the motor performance for low cost motors.

Benefits of using stealthChop:

- Significantly improved microstepping with low cost motors
- Motor runs smooth and quiet
- Absolutely no standby noise
- Reduced mechanical resonances yields improved torque

1.6 stallGuard2 – Mechanical Load Sensing

stallGuard2 provides an accurate measurement of the load on the motor. It can be used for stall detection as well as other uses at loads below those which stall the motor, such as coolStep load-adaptive current reduction. This gives more information on the drive allowing functions like sensorless homing and diagnostics of the drive mechanics.

1.7 coolStep – Load Adaptive Current Control

coolStep drives the motor at the optimum current. It uses the stallGuard2 load measurement information to adjust the motor current to the minimum amount required in the actual load situation. This saves energy and keeps the components cool.

Benefits are:

- *Energy efficiency* power consumption decreased up to 75%
- *Motor generates less heat* improved mechanical precision
- *Less or no cooling* improved reliability
- *Use of smaller motor* less torque reserve required → cheaper motor does the job

Figure 1.4 shows the efficiency gain of a 42mm stepper motor when using coolStep compared to standard operation with 50% of torque reserve. coolStep is enabled above 60RPM in the example.




Figure 1.4 Energy efficiency with coolStep (example)

1.8 dcStep – Load Dependent Speed Control

dcStep allows the motor to run near its load limit and at its velocity limit without losing a step. If the mechanical load on the motor increases to the stalling load, the motor automatically decreases velocity so that it can still drive the load. With this feature, the motor will never stall. In addition to the increased torque at a lower velocity, dynamic inertia will allow the motor to overcome mechanical overloads by decelerating. dcStep directly integrates with the ramp generator, so that the target position will be reached, even if the motor velocity needs to be decreased due to increased mechanical load. A dynamic range of up to factor 10 or more can be covered by dcStep without any step loss. By optimizing the motion velocity in high load situations, this feature further enhances overall system efficiency.

Benefits are:

- Motor does not lose steps in overload conditions
- Application works as fast as possible
- Highest possible acceleration automatically
- Highest energy efficiency at speed limit
- Highest possible motor torque using fullstep drive
- Cheaper motor does the job

1.9 Encoder Interface

The TMC5130A provides an encoder interface for external incremental encoders. The encoder can be used for homing of the motion controller (alternatively to reference switches) and for consistency checks on-the-fly between encoder position and ramp generator position. A programmable prescaler allows the adaptation of the encoder resolution to the motor resolution. A 32 bit encoder counter is provided.

2 Pin Assignments

2.1 Package Outline




Figure 2.1 TMC5130A-TA package and pinning TQFP-EP 48 (7x7mm body, 9x9mm with leads)

2.2 Signal Descriptions

Pin	Number	Type	Function
TST_MODE	1	DI	Test mode input. Tie to GND using short wire.
CLK	2	DI	CLK input. Tie to GND using short wire for internal clock or supply external clock.
CSN_CFG3	3	DI (tpu)	SPI chip select input (negative active) (SPI_MODE=1) or Configuration input (SPI_MODE=0) (tristate detection).
SCK_CFG2	4	DI (tpu)	SPI serial clock input (SPI_MODE=1) or Configuration input (SPI_MODE=0) (tristate detection).
SDI_NAI_CFG1	5	DI (tpu)	SPI data input (SPI_MODE=1) or Configuration input (SPI_MODE=0) (tristate detection) or Next address input for single wire interface.
N.C.	6, 31, 36		Unused pins; connect to GND for compatibility to future versions.
SDO_NAO_CFG0	7	DIO (tpu)	SPI data output (tristate) (SPI_MODE=1) or Configuration input (SPI_MODE=0) (tristate detection) or Next address output for single wire interface.

Pin	Number	Type	Function
REFL_STEP	8	DI	Left reference input (SPI_MODE=1, SD_MODE=0) or STEP input when (SD_MODE=1 or SPI_MODE=0).
REFR_DIR	9	DI	Right reference input (SPI_MODE=1, SD_MODE=0) or DIR input (SD_MODE=1 or SPI_MODE=0).
VCC_IO	10		3.3V to 5V IO supply voltage for all digital pins.
SD_MODE	11	DI (pu)	Mode selection input with pullup resistor. When tied low, the internal ramp generator generates step pulses. When tied high, the STEP/DIR inputs control the driver. Integrated pullup resistor.
SPI_MODE	12	DI (pu)	Mode selection input with pullup resistor. When tied low, the chip is in standalone mode and pins have their CFG functions. When tied high, the SPI or UART interfaces are available for control. Integrated pullup resistor.
GNDP	13, 48		Power GND. Connect to GND plane near pin.
DNC.	14, 16, 18, 20, 22, 41, 43, 45, 47		Do not connect these pins. Provided to increase creeping distance on PCB in order to allow higher supply voltage without coating.
OB1	15		Motor coil B output 1
BRB	17		Sense resistor connection for coil B. Place sense resistor to GND near pin. An additional 100nF capacitor to GND (GND plane) is recommended for best performance.
OB2	19		Motor coil B output 2
VS	21, 40		Motor supply voltage. Provide filtering capacity near pin with short loop to nearest GNDP pin (respectively via GND plane).
ENCN_DCO	23	DIO	Encoder N-channel input (SD_MODE=0) or dcStep ready output (SD_MODE=1). With SD_MODE=0, pull to GND or VCC_IO, if the pin is not used.
ENCB_DCEN_CFG4	24	DI (tpu)	Encoder B-channel input (SD_MODE=0, SPI_MODE=1) or dcStep enable input (SD_MODE=1, SPI_MODE=1) - tie to GND for normal operation (no dcStep). Configuration input (SPI_MODE=0) (tristate detection)
ENCA_DCIN_CFG5	25	DI (tpu)	Encoder A-channel input (SD_MODE=0, SPI_MODE=1) or dcStep gating input for axis synchronization (SD_MODE=1, SPI_MODE=1) or Configuration input (SPI_MODE=0) (tristate detection).
SWN_DIAG0	26	DIO	Diagnostics output DIAG0. Interrupt or STEP output for motion controller (SD_MODE=0, SPI_MODE=1). Use external pullup resistor with 47k or less in open drain mode. Single wire I/O (negative) (only with SWSEL=1)
SWP_DIAG1	27	DIO	Diagnostics output DIAG1. Position compare or DIR output for motion controller (SD_MODE=0, SPI_MODE=1). Use external pullup resistor with 47k or less in open drain mode. Single wire I/O (positive) (only with SWSEL=1)
SWSEL	28	DI (pd)	Single wire interface select input, tie high for use of single wire interface (only when SPI_MODE=1). Integrated pull-down resistor.
DRV_ENN_CFG6	29	DI (tpu)	Enable input or configuration / Enable input. The power stage becomes switched off (all motor outputs floating) when this pin becomes driven to a high level.
AIN_IREF	30	AI	Analog reference voltage for current scaling (optional mode) or reference current for use of internal sense resistors
GND A	32		Analog GND. Tie to GND plane.

Pin	Number	Type	Function
5VOUT	33		Output of internal 5V regulator. Attach 2.2 μ F or larger ceramic capacitor to GND near to pin for best performance. Output to supply VCC of chip.
VCC	34		5V supply input for digital circuitry within chip and charge pump. Attach 470nF capacitor to GND (GND plane). May be supplied by 5VOUT. A 2.2 or 3.3 Ohm resistor is recommended for decoupling noise from 5VOUT. When using an external supply, make sure, that VCC comes up before or in parallel to 5VOUT or VCC_IO, whichever comes up later!
CPO	35		Charge pump capacitor output.
CPI	37		Charge pump capacitor input. Tie to CPO using 22nF 50V capacitor.
VCP	38		Charge pump voltage. Tie to VS using 100nF capacitor.
VSA	39		Analog supply voltage for 5V regulator. Normally tied to VS. Provide a 100nF filtering capacitor.
OA2	42		Motor coil A output 2
BRA	44		Sense resistor connection for coil A. Place sense resistor to GND near pin. An additional 100nF capacitor to GND (GND plane) is recommended for best performance.
OA1	46		Motor coil A output 1
Exposed die pad	-		Connect the exposed die pad to a GND plane. Provide as many as possible vias for heat transfer to GND plane. Serves as GND pin for digital circuitry.

*(pu) denominates a pin with pullup resistor; (tpu) denominates a pin with pullup resistor or toggle detection. Toggle detection is active in standalone mode, only (SPI_MODE=0)

3 Sample Circuits

The sample circuits show the connection of external components in different operation and supply modes. The connection of the bus interface and further digital signals is left out for clarity.

3.1 Standard Application Circuit




Figure 3.1 Standard application circuit

The standard application circuit uses a minimum set of additional components. Two sense resistors set the motor current. See chapter 10 to choose the right sense resistors. Use low ESR capacitors for filtering the power supply. The capacitors need to cope with the current ripple cause by chopper operation. A minimum capacity of 100 μ F near the driver is recommended for best performance. Current ripple in the supply capacitors also depends on the power supply internal resistance and cable length. VCC_IO can be supplied from 5VOUT, or from an external source, e.g. a low drop 3.3V regulator. In order to minimize linear voltage regulator power dissipation of the internal 5V voltage regulator in applications where VM is high, a different (lower) supply voltage can be used for VSA, if available. For example, many applications provide a 12V supply in addition to a higher driver supply voltage. Using the 12V supply for VSA rather than 24V will reduce the power dissipation of the internal 5V regulator to about 37% of the dissipation caused by supply with the full motor voltage.

Basic layout hints

Place sense resistors and all filter capacitors as close as possible to the related IC pins. Use a solid common GND for all GND connections, also for sense resistor GND. Connect 5VOUT filtering capacitor directly to 5VOUT and GND_A pin. See layout hints for more details. Low ESR electrolytic capacitors are recommended for VS filtering.

Attention

In case VSA is supplied by a different voltage source, make sure that VSA does not exceed VS by more than one diode drop upon power up or power down.

3.2 Reduced Number of Components




Figure 3.2 Reduced number of filtering components

The standard application circuit uses RC filtering to de-couple the output of the internal linear regulator from high frequency ripple caused by digital circuitry supplied by the VCC input. For cost sensitive applications, the RC-Filtering on VCC can be eliminated. This leads to more noise on 5VOUT caused by operation of the charge pump and the internal digital circuitry. There is a slight impact on microstep vibration and chopper noise performance.

3.3 Internal RDSon Sensing

For cost critical or space limited applications, sense resistors can be omitted. For internal current sensing, a reference current set by a tiny external resistor programs the output current. For calculation of the reference resistor, refer chapter 11.




Figure 3.3 RDSon based sensing eliminates high current sense resistors

3.4 External 5V Power Supply


When an external 5V power supply is available, the power dissipation caused by the internal linear regulator can be eliminated. This especially is beneficial in high voltage applications, and when thermal conditions are critical. There are two options for using an external 5V source: either the external 5V source is used to support the digital supply of the driver by supplying the VCC pin, or the complete internal voltage regulator becomes bridged and is replaced by the external supply voltage.

3.4.1 Support for the VCC Supply


This scheme uses an external supply for all digital circuitry within the driver (Figure 3.4). As the digital circuitry makes up for most of the power dissipation, this way the internal 5V regulator sees only low remaining load. The precisely regulated voltage of the internal regulator is still used as the reference for the motor current regulation as well as for supplying internal analog circuitry.

When cutting VCC from 5VOUT, make sure that the VCC supply comes up before or synchronously with the 5VOUT supply to ensure a correct power up reset of the internal logic. A simple schematic uses two diodes forming an OR of the internal and the external power supplies for VCC. In order to prevent the chip from drawing part of the power from its internal regulator, a low drop 1A Schottky diode is used for the external 5V supply path, while a silicon diode is used for the 5VOUT path. An enhanced solution uses a dual PNP transistor as an active switch. It minimizes voltage drop and thus gives best performance.


In certain setups, switching of VCC voltage can be eliminated. A third variant uses the VCC_IO supply to ensure power-on reset. This is possible, if VCC_IO comes up synchronously with or delayed to VCC. Use a linear regulator to generate a 3.3V VCC_IO from the external 5V VCC source. This 3.3V regulator will cause a certain voltage drop. A voltage drop in the regulator of 0.9V or more (e.g. LD1117-3.3) ensures that the 5V supply already has exceeded the lower limit of about 3.0V once the reset conditions ends. The reset condition ends earliest, when VCC_IO exceeds the undervoltage limit of minimum 2.1V. Make sure that the power-down sequence also is safe. Undefined states can result when VCC drops well below 4V without safely triggering a reset condition. Triggering a reset upon power-down can be ensured when VSA goes down synchronously with or before VCC.



VCC supplied from external 5V. 5V or 3.3V IO voltage.



VCC supplied from external 5V. 3.3V IO voltage generated from same source.



VCC supplied from external 5V using active switch. 5V or 3.3V IO voltage.

Figure 3.4 Using an external 5V supply for digital circuitry of driver (different options)

3.4.2 Internal Regulator Bridged

In case a clean external 5V supply is available, it can be used for complete supply of analog and digital part (Figure 3.5). The circuit will benefit from a well-regulated supply, e.g. when using a +/-1% regulator. A precise supply guarantees increased motor current precision, because the voltage at 5VOUT directly is the reference voltage for all internal units of the driver, especially for motor current control. For best performance, the power supply should have low ripple to give a precise and stable supply at 5VOUT pin with remaining ripple well below 5mV. Some switching regulators have a higher remaining ripple, or different loads on the supply may cause lower frequency ripple. In this case, increase capacity attached to 5VOUT. In case the external supply voltage has poor stability or low frequency ripple, this would affect the precision of the motor current regulation as well as add chopper noise.




Figure 3.5 Using an external 5V supply to bypass internal regulator

3.5 Pre-Regulator for Reduced Power Dissipation

When operating at supply voltages up to 46V for VS and VSA, the internal linear regulator will contribute with up to 1W to the power dissipation of the driver. This will reduce the capability of the chip to continuously drive high motor current, especially at high environment temperatures. When no external power supply in the range 5V to 24V is available, an external pre-regulator can be built with a few inexpensive components in order to dissipate most of the voltage drop in external components. Figure 3.6 shows different examples. In case a well-defined supply voltage is available, a single 1W or higher power zener diode also does the job.




Figure 3.6 Examples for simple pre-regulators

3.6 5V Only Supply




Figure 3.7 5V only operation

While the standard application circuit is limited to roughly 5.5 V lower supply voltage, a 5 V only application lets the IC run from a normal 5 V +/-5% supply. In this application, linear regulator drop must be minimized. Therefore, the major 5 V load is removed by supplying VCC directly from the external supply. In order to keep supply ripple away from the analog voltage reference, 5VOUT should have an own filtering capacity and the 5VOUT pin does not become bridged to the 5V supply.

3.7 High Motor Current

When operating at a high motor current, the driver power dissipation due to MOSFET switch on-resistance significantly heats up the driver. This power dissipation will heat up the PCB cooling infrastructure also, if operated at an increased duty cycle. This in turn leads to a further increase of driver temperature. An increase of temperature by about 100°C increases MOSFET resistance by roughly 50%. This is a typical behavior of MOSFET switches. Therefore, under high duty cycle, high load conditions, thermal characteristics have to be carefully taken into account, especially when increased environment temperatures are to be supported. Refer the thermal characteristics and the layout hints for more information. As a thumb rule, thermal properties of the PCB design become critical for the TQFP-48 at or above 1.2A RMS motor current for increased periods of time. Keep in mind that resistive power dissipation raises with the square of the motor current. On the other hand, this means that a small reduction of motor current significantly saves heat dissipation and energy.

An effect which might be perceived at medium motor velocities and motor sine wave peak currents above roughly 1.2A peak is a slight sine distortion of the current wave when using spreadCycle. It results from an increasing negative impact of parasitic internal diode conduction, which in turn negatively influences the duration of the fast decay cycle of the spreadCycle chopper. This is, because the current measurement does not see the full coil current during this phase of the sine wave, because an increasing part of the current flows directly from the power MOSFETs' drain to GND and does not flow through the sense resistor. This effect with most motors does not negatively influence the smoothness of operation, as it does not impact the critical current zero transition. The effect does not occur with stealthChop.

3.7.1 Reduce Linear Regulator Power Dissipation

When operating at high supply voltages, as a first step the power dissipation of the integrated 5V linear regulator can be reduced, e.g. by using an external 5V source for supply. This will reduce overall heating. It is advised to reduce motor stand still current in order to decrease overall power dissipation. If applicable, also use coolStep. A decreased clock frequency will reduce power dissipation of the internal logic. Further a decreased chopper frequency also can reduce power dissipation.

3.7.2 Operation near to / above 2A Peak Current

The driver can deliver up to 2.5A motor peak current. Considering thermal characteristics, this only is possible in duty cycle limited operation. When a peak current up to 2.5A is to be driven, the driver chip temperature is to be kept at a maximum of 105°C. Linearly derate the design peak temperature from 125°C to 105°C in the range 2A to 2.5A output current (see Figure 3.8). Exceeding this may lead to triggering the short circuit detection.




Figure 3.8 Derating of maximum sine wave peak current at increased die temperature

3.7.3 Reduction of Resistive Losses by Adding Schottky Diodes

Schottky Diodes can be added to the circuit to reduce driver power dissipation when driving high motor currents (see Figure 3.9). The Schottky diodes have a conduction voltage of about 0.5V and will take over more than half of the motor current during the negative half wave of each output in slow decay and fast decay phases, thus leading to a cooler motor driver. This effect starts from a few percent at 1.2A and increases with higher motor current rating up to roughly 20%. As a 30V Schottky diode has a lower forward voltage than a 50V or 60V diode, it makes sense to use a 30V diode when the supply voltage is below 30V. The diodes will have less effect when working with stealthChop due to lower times of diode conduction in the chopper cycle. At current levels below 1.2A coil current, the effect of the diodes is negligible.




Figure 3.9 Schottky diodes reduce power dissipation at high peak currents up to 2A (2.5A)

3.8 Driver Protection and EME Circuitry

Some applications have to cope with ESD events caused by motor operation or external influence. Despite ESD circuitry within the driver chips, ESD events occurring during operation can cause a reset or even a destruction of the motor driver, depending on their energy. Especially plastic housings and belt drive systems tend to cause ESD events of several kV. It is best practice to avoid ESD events by attaching all conductive parts, especially the motors themselves to PCB ground, or to apply electrically conductive plastic parts. In addition, the driver can be protected up to a certain degree against ESD events or live plugging / pulling the motor, which also causes high voltages and high currents into the motor connector terminals. A simple scheme uses capacitors at the driver outputs to reduce the dV/dt caused by ESD events. Larger capacitors will bring more benefit concerning ESD suppression, but cause additional current flow in each chopper cycle, and thus increase driver power dissipation, especially at high supply voltages. The values shown are example values – they might be varied between 100pF and 1nF. The capacitors also dampen high frequency noise injected from digital parts of the application PCB circuitry and thus reduce electromagnetic emission. A more elaborate scheme uses LC filters to de-couple the driver outputs from the motor connector. Varistors in between of the coil terminals eliminate coil overvoltage caused by live plugging. Optionally protect all outputs by a varistor against ESD voltage.




Figure 3.10 Simple ESD enhancement and more elaborate motor output protection

4 SPI Interface

4.1 SPI Datagram Structure

The TMC5130A uses 40 bit SPI™ (Serial Peripheral Interface, SPI is Trademark of Motorola) datagrams for communication with a microcontroller. Microcontrollers which are equipped with hardware SPI are typically able to communicate using integer multiples of 8 bit. The NCS line of the device must be handled in a way, that it stays active (low) for the complete duration of the datagram transmission.

Each datagram sent to the device is composed of an address byte followed by four data bytes. This allows direct 32 bit data word communication with the register set. Each register is accessed via 32 data bits even if it uses less than 32 data bits.

For simplification, each register is specified by a one byte address:

- For a read access the most significant bit of the address byte is 0.
- For a write access the most significant bit of the address byte is 1.

Most registers are write only registers, some can be read additionally, and there are also some read only registers.

SPI DATAGRAM STRUCTURE																																							
MSB (transmitted first)								40 bit								LSB (transmitted last)																							
39 0																							
→ 8 bit address ← 8 bit SPI status								← → 32 bit data																															
39 ... 32								31 ... 0																															
→ to TMC5130A RW + 7 bit address ← from TMC5130A 8 bit SPI status								8 bit data				8 bit data				8 bit data				8 bit data																			
39 / 38 ... 32								31 ... 24				23 ... 16				15 ... 8				7 ... 0																			
w	38...32							31...28				27...24				23...20				19...16				15...12				11...8				7...4				3...0			
3	3	3	3	3	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0			
9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0

4.1.1 Selection of Write / Read (WRITE_notREAD)

The read and write selection is controlled by the MSB of the address byte (bit 39 of the SPI datagram). This bit is 0 for read access and 1 for write access. So, the bit named W is a WRITE_notREAD control bit. The active high write bit is the MSB of the address byte. So, 0x80 has to be added to the address for a write access. The SPI interface always delivers data back to the master, independent of the W bit. The data transferred back is the data read from the address which was transmitted with the *previous* datagram, if the previous access was a read access. If the previous access was a write access, then the data read back mirrors the previously received write data. So, the difference between a read and a write access is that the read access does not transfer data to the addressed register but it transfers the address only and its 32 data bits are dummies, and, further the following read or write access delivers back the data read from the address transmitted in the preceding read cycle.

A read access request datagram uses dummy write data. Read data is transferred back to the master with the subsequent read or write access. Hence, reading multiple registers can be done in a pipelined fashion.

Whenever data is read from or written to the TMC5130A, the MSBs delivered back contain the SPI status, *SPI_STATUS*, a number of eight selected status bits.

Example:

For a read access to the register (*XACTUAL*) with the address 0x21, the address byte has to be set to 0x21 in the access preceding the read access. For a write access to the register (*VACTUAL*), the address byte has to be set to 0x80 + 0x22 = 0xA2. For read access, the data bit might have any value (-). So, one can set them to 0.

action	data sent to TMC5130A	data received from TMC5130A
read <i>XACTUAL</i>	→ 0x2100000000	← 0xSS & unused data
read <i>XACTUAL</i>	→ 0x2100000000	← 0xSS & <i>XACTUAL</i>
write <i>VMAX</i> = 0x00ABCDEF	→ 0xA700ABCDEF	← 0xSS & <i>XACTUAL</i>
write <i>VMAX</i> = 0x00123456	→ 0xA700123456	← 0xSS00ABCDEF

*) S: is a placeholder for the status bits *SPI_STATUS*

4.1.2 SPI Status Bits Transferred with Each Datagram Read Back

New status information becomes latched at the end of each access and is available with the next SPI transfer.

<i>SPI_STATUS</i> – status flags transmitted with each SPI access in bits 39 to 32		
Bit	Name	Comment
7	<i>status_stop_r</i>	<i>RAMP_STAT</i> [1] – 1: Signals stop right switch status (motion controller only)
6	<i>status_stop_l</i>	<i>RAMP_STAT</i> [0] – 1: Signals stop left switch status (motion controller only)
5	<i>position_reached</i>	<i>RAMP_STAT</i> [9] – 1: Signals target reached (motion controller only)
4	<i>velocity_reached</i>	<i>RAMP_STAT</i> [8] – 1: Signals target velocity reached (motion controller only)
3	<i>standstill</i>	<i>DRV_STATUS</i> [31] – 1: Signals motor stand still
2	<i>sg2</i>	<i>DRV_STATUS</i> [24] – 1: Signals stallguard flag active
1	<i>driver_error</i>	<i>GSTAT</i> [1] – 1: Signals driver 1 driver error (clear by reading <i>GSTAT</i>)
0	<i>reset_flag</i>	<i>GSTAT</i> [0] – 1: Signals, that a reset has occurred (clear by reading <i>GSTAT</i>)

4.1.3 Data Alignment

All data are right aligned. Some registers represent unsigned (positive) values, some represent integer values (signed) as two's complement numbers, single bits or groups of bits are represented as single bits respectively as integer groups.

4.2 SPI Signals

The SPI bus on the TMC5130A has four signals:

- SCK – bus clock input
- SDI – serial data input
- SDO – serial data output
- CSN – chip select input (active low)

The slave is enabled for an SPI transaction by a low on the chip select input CSN. Bit transfer is synchronous to the bus clock SCK, with the slave latching the data from SDI on the rising edge of SCK and driving data to SDO following the falling edge. The most significant bit is sent first. A minimum of 40 SCK clock cycles is required for a bus transaction with the TMC5130A.

If more than 40 clocks are driven, the additional bits shifted into SDI are shifted out on SDO after a 40-clock delay through an internal shift register. This can be used for daisy chaining multiple chips.

CSN must be low during the whole bus transaction. When CSN goes high, the contents of the internal shift register are latched into the internal control register and recognized as a command from the master to the slave. If more than 40 bits are sent, only the last 40 bits received before the rising edge of CSN are recognized as the command.

4.3 Timing

The SPI interface is synchronized to the internal system clock, which limits the SPI bus clock SCK to half of the system clock frequency. If the system clock is based on the on-chip oscillator, an additional 10% safety margin must be used to ensure reliable data transmission. All SPI inputs as well as the ENN input are internally filtered to avoid triggering on pulses shorter than 20ns. Figure 4.1 shows the timing parameters of an SPI bus transaction, and the table below specifies their values.




Figure 4.1 SPI timing

Hint

Usually this SPI timing is referred to as SPI MODE 3

SPI interface timing		AC-Characteristics				
		clock period: t_{CLK}				
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SCK valid before or after change of CSN	t_{CC}		10			ns
CSN high time	t_{CSH}	*) Min time is for synchronous CLK with SCK high one t_{CH} before CSN high only	$t_{CLK}^{*)}$	$>2t_{CLK}+10$		ns
SCK low time	t_{CL}	*) Min time is for synchronous CLK only	$t_{CLK}^{*)}$	$>t_{CLK}+10$		ns
SCK high time	t_{CH}	*) Min time is for synchronous CLK only	$t_{CLK}^{*)}$	$>t_{CLK}+10$		ns
SCK frequency using internal clock	f_{SCK}	assumes minimum OSC frequency			4	MHz
SCK frequency using external 16MHz clock	f_{SCK}	assumes synchronous CLK			8	MHz
SDI setup time before rising edge of SCK	t_{DU}		10			ns
SDI hold time after rising edge of SCK	t_{DH}		10			ns
Data out valid time after falling SCK clock edge	t_{DO}	no capacitive load on SDO			$t_{FILT}+5$	ns
SDI, SCK and CSN filter delay time	t_{FILT}	rising and falling edge	12	20	30	ns

5 UART Single Wire Interface

The UART single wire interface allows the control of the TMC5130A-TA with any microcontroller UART. It shares transmit and receive line like an RS485 based interface. Data transmission is secured using a cyclic redundancy check, so that increased interface distances (e.g. over cables between two PCBs) can be bridged without the danger of wrong or missed commands even in the event of electro-magnetic disturbance. The automatic baud rate detection and an advanced addressing scheme make this interface easy and flexible to use.

5.1 Datagram Structure

5.1.1 Write Access

UART WRITE ACCESS DATAGRAM STRUCTURE																				
each byte is LSB...MSB, highest byte transmitted first																				
0 ... 63																				
sync + reserved				8 bit slave address				RW + 7 bit register addr.				32 bit data				CRC				
0...7				8...15				16...23				24...55				56...63				
1	0	1	0	Reserved (don't cares but included in CRC)				SLAVEADDR				register address	1	data bytes 3, 2, 1, 0 (high to low byte)				CRC		
0	1	2	3	4	5	6	7	8	..	15	16	..	23	24	..	55	56	..	63	

A sync nibble precedes each transmission to and from the TMC5130A and is embedded into the first transmitted byte, followed by an addressing byte. Each transmission allows a synchronization of the internal baud rate divider to the master clock. The actual baud rate is adapted and variations of the internal clock frequency are compensated. Thus, the baud rate can be freely chosen within the valid range. Each transmitted byte starts with a start bit (logic 0, low level on SWIOP) and ends with a stop bit (logic 1, high level on SWIOP). The bit time is calculated by measuring the time from the beginning of start bit (1 to 0 transition) to the end of the sync frame (1 to 0 transition from bit 2 to bit 3). All data is transmitted byte wise. The 32 bit data words are transmitted with the highest byte first.

A minimum baud rate of 9000 baud is permissible, assuming 20 MHz clock (worst case for low baud rate). Maximum baud rate is $f_{CLK}/16$ due to the required stability of the baud clock.

The slave address is determined by the register *SLAVEADDR*. If the external address pin *NEXTADDR* is set, the slave address becomes incremented by one.

The communication becomes reset if a pause time of longer than 63 bit times between the start bits of two successive bytes occurs. This timing is based on the last correctly received datagram. In this case, the transmission needs to be restarted after a failure recovery time of minimum 12 bit times of bus idle time. This scheme allows the master to reset communication in case of transmission errors. Any pulse on an idle data line below 16 clock cycles will be treated as a glitch and leads to a timeout of 12 bit times, for which the data line must be idle. Other errors like wrong CRC are also treated the same way. This allows a safe re-synchronization of the transmission after any error conditions. Remark, that due to this mechanism an abrupt reduction of the baud rate to less than 15 percent of the previous value is not possible.

Each accepted write datagram becomes acknowledged by the receiver by incrementing an internal cyclic datagram counter (8 bit). Reading out the datagram counter allows the master to check the success of an initialization sequence or single write accesses. Read accesses do not modify the counter.

5.1.2 Read Access

UART READ ACCESS REQUEST DATAGRAM STRUCTURE																		
each byte is LSB...MSB, highest byte transmitted first																		
sync + reserved					8 bit slave address					RW + 7 bit register address				CRC				
0...7					8...15					16...23				24...31				
1	0	1	0	Reserved (don't cares but included in CRC)				SLAVEADDR					register address		0	CRC		
0	1	2	3	4	5	6	7	8	..	15	16	..	23	24	..	31		

The read access request datagram structure is identical to the write access datagram structure, but uses a lower number of user bits. Its function is the addressing of the slave and the transmission of the desired register address for the read access. The TMC5130A responds with the same baud rate as the master uses for the read request.

In order to ensure a clean bus transition from the master to the slave, the TMC5130A does not immediately send the reply to a read access, but it uses a programmable delay time after which the first reply byte becomes sent following a read request. This delay time can be set in multiples of eight bit times using *SENDDelay* time setting (default=8 bit times) according to the needs of the master.

UART READ ACCESS REPLY DATAGRAM STRUCTURE																			
each byte is LSB...MSB, highest byte transmitted first																			
0 63																			
sync + reserved					8 bit slave address					RW + 7 bit register addr.		32 bit data				CRC			
0...7					8...15					16...23		24...55				56...63			
1	0	1	0	reserved (0)				0xFF					register address	0	data bytes 3, 2, 1, 0 (high to low byte)				CRC
0	1	2	3	4	5	6	7	8	..	15	16	..	23	24	..	55	56	..	63

The read response is sent to the master using address code %1111. The transmitter becomes switched inactive four bit times after the last bit is sent.

Address %11111111 is reserved for read accesses going to the master. A slave cannot use this address.

ERRATA IN READ ACCESS

A known bug in the UART interface implementation affects read access to registers that change during the access. While the SPI interface takes a snapshot of the read register before transmission, the UART interface transfers the register directly MSB to LSB without taking a snapshot. This may lead to inconsistent data when reading out a register that changes during the transmission. Further, the CRC sent from the driver may be incorrect in this case (but must not), which will lead to the master repeating the read access. As a workaround, it is advised not to read out quickly changing registers like *XACTUAL*, *MSCNT* or *X_ENC* during a motion, but instead first stop the motor or check the *position_reached* flag to become active, and read out these values afterwards. If possible, use *X_LATCH* and *ENC_LATCH* for a safe readout during motion (e.g. for homing). As the encoder cannot be guaranteed to stand still during motor stop, only a dual read access and check for identical result ensures correct *X_ENC* read data. Use the *vzero* and *velocity_reached* flag rather than reading *VACTUAL*.