



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# TMD3782

## Color Light-to-Digital Converter with Proximity Sensing

### General Description

The TMD3782x device will perform color temperature measurement, ambient light sensing (ALS) and proximity detection with background light rejection. The device detects light intensity under a variety of lighting conditions and through a variety of attenuation materials, including dark glass. The proximity detection feature allows a large dynamic range of operation for accurate distance detection, such as in a cell phone when the user positions the phone close to their ear. IR LED sink current is factory trimmed to provide consistent proximity response without requiring customer calibrations. An internal state machine provides the ability to put the device into a low power state between proximity and RGBC measurements providing very low average power consumption.

The color sensing feature is useful in applications such as backlight control, solid state lighting, reflected LED color sampler, or fluorescent light color temperature detection. The integrated IR blocking filter makes this device an excellent ambient light sensor, color temperature monitor, and general purpose color sensor.

*Ordering Information and Content Guide appear at end of datasheet.*

### Key Benefits & Features

The benefits and features of TMD3782, Color Light-to-Digital Converter with Proximity Sensing are listed below:

**Figure 1:**  
Added Value of Using TMD3782

Benefit	Feature
<ul style="list-style-type: none"> <li>• Single Device Integrated Optical Solution</li> </ul>	<ul style="list-style-type: none"> <li>• RGB, Ambient Light Sensor (ALS) and Proximity Support                             <ul style="list-style-type: none"> <li>• Power Management Features</li> <li>• I<sup>2</sup>C Fast Mode Interface Compatible</li> <li>• Integral IR LED</li> <li>• Small 8 lead optical module</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>• Color Temperature and Ambient Light Sensing</li> </ul>	<ul style="list-style-type: none"> <li>• UV / IR blocking filters</li> <li>• Programmable Gain &amp; Integration Time</li> <li>• 1,000,000:1 Dynamic Range</li> </ul>
<ul style="list-style-type: none"> <li>• Equal Response to 360° Incident Light</li> </ul>	<ul style="list-style-type: none"> <li>• Circular Segmented RGBC Photodiode</li> </ul>
<ul style="list-style-type: none"> <li>• Ideal for Operation Behind Dark Glass</li> </ul>	<ul style="list-style-type: none"> <li>• Very High Sensitivity</li> </ul>

Benefit	Feature
<ul style="list-style-type: none"> <li>Proximity Detection with Integrated IR LED</li> </ul>	<ul style="list-style-type: none"> <li>Background Ambient Light Rejection</li> <li>Factory Trimmed, Consistent Response</li> <li>Programmable Current Sink for IR LED Drive</li> </ul>

### Applications


The TMD3782 applications include:

- Ambient Light Sensing
- Color Temperature Sensing
- Cell Phone Touch Screen Disable
- Mechanical Switch Replacement
- Industrial Process Control
- Medical Diagnostics

### Block Diagram

The functional blocks of this device are shown below:

Figure 2:  
TMD3782 Block Diagram




## Detailed Description

The TMD3782 is a digital color light sensor device containing four analog-to-digital converters (ADCs) that integrate currents from photodiodes. Multiple photodiode segments for red, green, blue, and clear are geometrically arranged to reduce the reading variance as a function of the incident light angle. Integration of all color sensing channels occurs simultaneously. Upon completion of the conversion cycle, the result is transferred to the corresponding data registers. The transfers are double-buffered to ensure that the integrity of the data is maintained. Communication with the device is accomplished through a fast (up to 400 kHz), two-wire I<sup>2</sup>C serial bus for easy connection to a microcontroller or embedded controller.

The TMD3782 provides a separate pin for level-style interrupts. When interrupts are enabled and a pre-set value is exceeded, the interrupt pin is asserted and remains asserted until cleared by the controlling firmware. The interrupt feature simplifies and improves system efficiency by eliminating the need to poll a sensor for a light intensity or proximity value. An interrupt is generated when the value of a clear channel or proximity conversion equals or exceeds either an upper or lower threshold. In addition, a programmable interrupt persistence feature allows the user to determine how many consecutive samples must equal or exceed the threshold to trigger an interrupt. Interrupt thresholds and persistence settings are configured independently for both the clear channel and proximity sensors.

Proximity detection is done using a dedicated proximity photodiode centrally located beneath an internal lens, an internal LED, and a driver circuit. The driver circuit requires no external components and is trimmed to provide a calibrated proximity response. Customer calibrations are usually not required. The number of proximity LED pulses can be programmed from 1 to 255 pulses, providing a 2000:1 contiguous dynamic range. Background ambient light is subtracted from the proximity reading to improve accuracy in all lighting conditions.

A state machine controls the functionality. Enabling bits independently determine whether the Proximity, Wait or RGBC / ALS functions are performed. Average power consumption is managed via control of variable endurance low power wait cycles. Once initiated the state machine will run continuously until disabled.




## Pin Assignment

The TMD3782 pin assignments are described below.

**Figure 3:**  
Pin Diagram

Package Module - 8 (Top View) Package drawing is not to scale.



**Figure 4:**  
Pin Description

Pin Number	Pin Name	Typ	Description
1	V <sub>DD</sub>	PWR	Supply voltage
2	SCL	I	I <sup>2</sup> C serial clock input terminal - clock signal for I <sup>2</sup> C serial data.
3	GND	GND	Power supply ground. All voltages are referenced to GND.
4	LEDA	PWR	LED anode.
5	LEDK	-	LED cathode. Connect to LDR pin when using internal driver circuit.
6	LDR	-	Proximity IR LED controlled current sink driver.
7	INT	O	Interrupt — open drain (active low)
8	SDA	I/O	I <sup>2</sup> C serial data I/O terminal - serial data I/O for I <sup>2</sup> C.

## Absolute Maximum Ratings

Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under [Electrical Characteristics](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Figure 5:**  
Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
Supply Voltage, $V_{DD}$		3.8	V	All voltages are with respect to GND
Digital I/O Voltage (except LDR)	-0.5	3.8	V	
Max LEDA Voltage <sup>(2)</sup>		4.8	V	
Max LDR Voltage <sup>(3)</sup>		4.4	V	
Output Terminal Current (except LDR)	-1	20	mA	
Storage Temperature Range, $T_{stg}$	-40	85	°C	
ESD Tolerance, JEDEC Specification	±2000		V	JESD22-A11 Class 1C

**Note(s) and/or Footnote(s):**

- All voltages are with respect to GND.
- Maximum 4.8V DC over 7 years lifetime  
Maximum 5.0V spikes with up to 250s cumulative duration over 7 years lifetime  
Maximum 5.5V spikes with up to 10s (=1000\*10ms) cumulative duration over 7 years lifetime
- Maximum voltage with LDR = off

## Electrical Characteristics

All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

**Figure 6:**  
Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
$V_{DD}$	Supply voltage	2.7	3	3.3	V
$T_A$	Operating free-air temperature <sup>(1)</sup>	-30		85	°C

**Note(s) and/or Footnote(s):**

1. While the device is operational across the temperature range, functionality will vary with temperature. Specifications are stated only at 25°C unless otherwise noted.

**Figure 7:**  
Operating Characteristics,  $V_{DD}=3V$ ,  $T_A=25^\circ C$  (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{DD}$	Supply current	Active - LDR pulses off		235	330	$\mu A$
		Wait state		65		
		Sleep state — no I <sup>2</sup> C activity		2.5	10	
$V_{OL}$	INT, SDA output low voltage	3 mA sink current 6 mA sink current	0 0		0.4 0.6	V
$I_{LEAK}$	Leakage current, SDA, SCL, INT pins		-5		5	$\mu A$
$I_{LEAK}$	Leakage current, LDR pin		-10		10	$\mu A$
$V_{IH}$	SCL, SDA input high voltage	TMD37821 TMD37823	0.7 $V_{DD}$ 1.25			V
$V_{IL}$	SCL, SDA input low voltage	TMD37821 TMD37823			0.3 $V_{DD}$ 0.54	V



**Figure 8:**  
Optical Characteristics (Clear Channel),  $V_{DD} = 3V$ ,  $T_A = 25^\circ C$ ,  $AGAIN = 16x$ ,  $ATIME = 0xF6$

Parameter	Test Conditions	Clear Channel			Unit
		Min	Typ	Max	
$R_e$ Irradiance responsivity	$\lambda_D = 465 \text{ nm}^{(1)}$	9.4	11.8	14.2	count/ ( $\mu W/cm^2$ )
	$\lambda_D = 525 \text{ nm}^{(2)}$	12.5	15.6	18.7	
	$\lambda_D = 615 \text{ nm}^{(3)}$	14.6	18.2	21.8	

**Figure 9:**  
Optical Characteristics (RGBC),  $V_{DD} = 3V$ ,  $T_A = 25^\circ C$

Parameter	Test Conditions	Clear Channel					
		Red Channel		Green Channel		Blue Channel	
		Min	Max	Min	Max	Min	Max
Color ADC count value ratio: Color/Clear	$\lambda_D = 465 \text{ nm}^{(1)}$	0%	15%	10%	42%	70%	90%
	$\lambda_D = 525 \text{ nm}^{(2)}$	4%	25%	60%	85%	10%	45%
	$\lambda_D = 615 \text{ nm}^{(3)}$	80%	110%	0%	14%	5%	24%

**Note(s) and/or Footnote(s):**

1. The 465 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics: dominant wavelength  $\lambda_D = 465 \text{ nm}$ , spectral halfwidth  $\Delta\lambda_{1/2} = 22 \text{ nm}$ .
2. The 525 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics: dominant wavelength  $\lambda_D = 525 \text{ nm}$ , spectral halfwidth  $\Delta\lambda_{1/2} = 35 \text{ nm}$ .
3. The 615 nm input irradiance is supplied by a AlInGaP light-emitting diode with the following characteristics: dominant wavelength  $\lambda_D = 615 \text{ nm}$ , spectral halfwidth  $\Delta\lambda_{1/2} = 15 \text{ nm}$ .

**Figure 10:**  
**RGBC Characteristics,  $V_{DD} = 3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , AGAIN = 16x, AEN = 1 (unless otherwise noted)**

Parameter	Conditions	Channel	Min	Typ	Max	Units
Dark ADC count value	$E_e = 0$ , AGAIN = 60x, ATIME=0xD6 (100ms)		0	1	3	counts
			0		1	counts <sup>(1)</sup>
ADC integration time step size	ATIME = 0xFF		2.25	2.38	2.53	ms
ADC number of integration steps			1		256	steps
ADC counts per step			0		1023	counts
ADC count value	ATIME = 0xC0 (152.3 ms)		0		65535	counts
Gain scaling, relative to 1x gain setting <sup>(2)</sup>	AGAIN = 4x AGAIN = 16x AGAIN = 60x		3.8	4.0	4.2	x
			15	16	17	
			58	60	63	

**Note(s) and/or Footnote(s):**

1. Based on typical 3-sigma distribution. Not 100% tested.
2. Clear channel response to a red LED light source with a dominant wavelength ( $\lambda_D$ ) of 615 nm and a spectral halfwidth ( $\Delta\lambda/2$ ) of 20 nm.

**Figure 11:**  
**Proximity Characteristics,  $V_{DD} = 3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , PEN = 1 (unless otherwise noted)**

Parameter	Conditions	Min	Typ	Max	Units
$I_{DD}$ Supply current	LDR pulse on		3		mA
ADC conversion time step size		2.25	2.38	2.53	ms
LED pulse period			14		us
LED pulse width	LED on time		6.3		us
Nominal LED drive current (measured at LDR=0.6V) <sup>(1)</sup>	PDRIVE = 0 (100%)		100		mA
	PDRIVE = 1 (50%)		50		
	PDRIVE = 2 (25%)		25		
	PDRIVE = 3 (12.5%)		12.5		
Proximity offset, no target <sup>(2), (3)</sup>	Pulses: 8 PDRIVE = 0 (100%)	100	165	230	counts
Proximity response, 100-mm target <sup>(3)</sup>	73 mm x 83 mm, 90% reflective Kodak Gray Card, 8 pulses, PDRIVE = 0 (100%) <sup>(3)</sup>	415	510	605	counts

**Note(s) and/or Footnote(s):**

1. Value is factory adjusted to meet the Prox count specification. Considerable variation (relative to the typical value) is possible after adjustment.
2. Proximity offset is the sum of optical and electrical offsets, and will change from one design implementation (or test system) to another. 100% tested.
3. Application design must use correct electrical schematic to ensure proper offset results. Refer to application guide and guidance for proper circuit.

**Figure 12:**  
IR LED Characteristics,  $V_{DD} = 3\text{ V}$ ,  $T_A = 25^\circ\text{C}$

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_F$	Forward Voltage	$I_F = 20\text{ mA}$		1.4	1.5	V
$V_R$	Reverse Voltage	$I_R = 10\ \mu\text{A}$	5			V
$P_O$	Radiant Power	$I_F = 20\text{ mA}$	4.5			mW
$\lambda_p$	Peak Wavelength	$I_F = 20\text{ mA}$		850		nm
$\Delta_\lambda$	Spectral Radiation Bandwidth	$I_F = 20\text{ mA}$		40		nm
$T_R, T_F$	Optical Rise, r Fall Time	$I_F = 100\text{ mA}$ , $T_W = 125\text{ ns}$ , duty cycle = 25%		20	40	ns

**Figure 13:**  
Wait Characteristics,  $V_{DD} = 3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , WEN = 1 (unless otherwise noted)

Parameter	Conditions	Channel	Min	Typ	Max	Units
Wait step size	WTIME = 0xFF		2.25	2.38	2.53	ms

## Timing Characteristics

The timing characteristics of TMD3782 are given below.

**Figure 14:**  
AC Electrical Characteristics,  $V_{DD} = 3\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)


Parameter <sup>(1)</sup>	Description	Min	Typ	Max	Units
$f_{(SCL)}$	Clock frequency (I <sup>2</sup> C only)	0		400	kHz
$t_{(BUF)}$	Bus free time between start and stop condition	1.3			$\mu\text{s}$
$t_{(HDSTA)}$	Hold time after (repeated) start condition. After this period, the first clock is generated.	0.6			$\mu\text{s}$
$t_{(SUSTA)}$	Repeated start condition setup time	0.6			$\mu\text{s}$
$t_{(SUSTO)}$	Stop condition setup time	0.6			$\mu\text{s}$
$t_{(HDDAT)}$	Data hold time	0			$\mu\text{s}$
$t_{(SUDAT)}$	Data setup time	100			ns
$t_{(LOW)}$	SCL clock low period	1.3			$\mu\text{s}$
$t_{(HIGH)}$	SCL clock high period	0.6			$\mu\text{s}$
$t_F$	Clock/data fall time			300	ns
$t_R$	Clock/data rise time			300	ns
$C_i$	Input pin capacitance			10	pF

**Note(s) and/or Footnote(s):**

1. Specified by design and characterization; not production tested.

## Timing Diagrams

**Figure 15:**  
Parameter Measurement Information



Typical Operating Characteristics

Figure 16:  
Spectral Responsivity




Figure 17:  
Normalized I<sub>DD</sub> vs. V<sub>DD</sub> and Temperature




Figure 18:  
Typical LDR Current vs. Voltage







Figure 19:  
RGBC Responsivity vs. Angular Displacement



**Figure 20:**  
Proximity Responsivity vs. Angular Displacement



**Figure 21:**  
Responsivity Temperature Coefficient




## I<sup>2</sup>C Protocol

Interface and control are accomplished through an I<sup>2</sup>C serial compatible interface (standard or fast mode) to a set of registers that provide access to device control functions and output data. The devices support the 7-bit I<sup>2</sup>C addressing protocol.

The I<sup>2</sup>C standard provides for three types of bus transaction: read, write, and a combined protocol (Figure 22). During a write operation, the first byte written is a command byte followed by data. In a combined protocol, the first byte written is the command byte followed by reading a series of bytes. If a read command is issued, the register address from the previous command will be used for data access. Likewise, if the MSB of the command is not set, the device will write a series of bytes at the address stored in the last valid command with a register address. The command byte contains either control information or a 5-bit register address. The control commands can also be used to clear interrupts.

The I<sup>2</sup>C bus protocol was developed by Philips (now NXP). For a complete description of the I<sup>2</sup>C protocol, please review the NXP I<sup>2</sup>C design specification at <http://www.I<sup>2</sup>C-bus.org/references/>.

**Figure 22:**  
I<sup>2</sup>C Write, Read and Combined Protocols





## Register Description

The TMD3782 is controlled and monitored by data registers and a command register accessed through the serial interface. These registers provide for a variety of control functions and can be read to determine results of the ADC conversions. The register set is summarized in [Figure 23](#).

**Figure 23:**  
Register Map

Address	Register Name	R/W	Register Function	Reset Value
-	COMMAND	W	Specified register address	0x00
0x00	ENABLE	R/W	Enables states and interrupts	0x00
0x01	ATIME	R/W	RGBC time	0xFF
0x03	WTIME	R/W	Wait time	0xFF
0x04	AILTL	R/W	Clear interrupt low threshold low byte	0x00
0x05	AILTH	R/W	Clear interrupt low threshold high byte	0x00
0x06	AIHTL	R/W	Clear interrupt high threshold low byte	0x00
0x07	AIHTH	R/W	Clear interrupt high threshold high byte	0x00
0x08	PILTL	R/W	Proximity interrupt low threshold low byte	0x00
0x09	PILTH	R/W	Proximity interrupt low threshold high byte	0x00
0x0A	PIHTL	R/W	Proximity interrupt high threshold low byte	0x00
0x0B	PIHTH	R/W	Proximity interrupt high threshold high byte	0x00
0x0C	PERS	R/W	Interrupt persistence filters	0x00
0x0D	CONFIG	R/W	Configuration	0x00
0x0E	PPULSE	R/W	Proximity pulse count	0x00
0x0F	CONTROL	R/W	Gain control register	0x00
0x11	REVISION	R	Die revision number	Rev.
0x12	ID	R	Device ID	ID
0x13	STATUS	R	Device status	0x00
0x14	CDATA	R	Clear ADC low data register	0x00
0x15	CDATAH	R	Clear ADC high data register	0x00
0x16	RDATA	R	Red ADC low data register	0x00
0x17	RDATAH	R	Red ADC high data register	0x00
0x18	GDATA	R	Green ADC low data register	0x00


Address	Register Name	R/W	Register Function	Reset Value
0x19	GDATAH	R	Green ADC high data register	0x00
0x1A	BDATA	R	Blue ADC low data register	0x00
0x1B	BDATAH	R	Blue ADC high data register	0x00
0x1C	PDATA	R	Proximity ADC low data register	0x00
0x1D	PDATAH	R	Proximity ADC high data register	0x00

The mechanics of accessing a specific register depends on the specific protocol used. In general, the COMMAND register is written first to specify the specific control/status register for following read/write operations.

### Command Register

The Command Register specifies the address of the target register for future write and read operations, and is used to clear interrupt sources.

**Figure 24:**  
Command Register



Fields	Bits	Description	
COMMAND	7	Select Command Register. Must write as 1 when addressing COMMAND register.	
TYPE	6:5	Selects type of transaction to follow in subsequent data transfers:	
		<b>FIELD VALUE</b>	<b>TRANSACTION TYPE</b>
		00	Repeated byte protocol transaction
		01	Auto-increment protocol transaction
		10	Reserved — Do not use
		11	Special function — See description below
		Byte protocol will repeatedly read the same register with each data access. Block protocol will provide auto-increment function to read successive bytes.	

Fields	Bits	Description	
ADD	4:0	Address field/special function field. Depending on the transaction type, see above, this field either specifies a special function command or selects the specific control–status–register for following write and read transactions. The field values listed below apply only to special function commands:	
		FIELD VALUE	SPECIAL FUNCTION
		00000	Normal —no action
		00101	Proximity interrupt clear
		00110	Clear channel interrupt clear
		00111	Proximity and Clear interrupt clear
		other	Reserved — Do not write
		Clear channel/Proximity Interrupt Clear. Clears any pending Clear/Proximity interrupt. This special function is self clearing.	

### System Timing


The system state machine shown in [Figure 25](#) provides an overview of the states and state transitions that provide system control of the device. This section highlights the programmable features, which affect the state machine cycle time, and provides details to determine system level timing.

When the proximity detection feature is enabled (PEN), the state machine transitions through the Prox Accum, Prox Wait, and Prox ADC states. The Prox Wait time is a fixed 2.4 ms, whereas the Prox Accum time is determined by the number of proximity LED pulses (PPULSE) and the Prox ADC time is determined by the integration time (PTIME). The formulas to determine the Prox Accum and Prox ADC times are given in the associated boxes in [Figure 25](#). If an interrupt is generated as a result of the proximity cycle, it will be asserted at the end of the Prox ADC state.

When the power management feature is enabled (WEN), the state machine will transition in turn to the Wait state. The wait time is determined by WLONG, which extends normal operation by 12x when asserted, and WTIME. The formula to determine the wait time is given in the box associated with the Wait state in [Figure 25](#).

When the RGBC feature is enabled (AEN), the state machine will transition through the RGBC Init and RGBC ADC states. The RGBC Init state takes 2.4 ms, while the RGBC ADC time is dependent on the integration time (ATIME). The formula to determine RGBC ADC time is given in the associated box in [Figure 25](#). If an interrupt is generated as a result of the RGBC cycle, it will be asserted at the end of the RGBC ADC.

**Figure 25:**  
**Enhanced State Machine Diagram**



**Note(s) and/or Footnote(s):**

1. There is a 2.4 ms warm-up delay if PON is enabled. If PON is not enabled, the device will return to the Sleep state as shown.
2. PON, PEN, WEN and AEN are fields in the Enable register (0x00).
3. PON=1, PEN=1, WEN=1, AEN=0 is unsupported and will lead to erroneous proximity readings.

## Enable Register (0 x 00)

The Enable Register is used primarily to power the device on and off, and enable functions and interrupts.

**Figure 26:**  
Enable Register

7	6	5	4	3	2	1	0
Reserved		PIEN	AIEN	WEN	PEN	AEN	PON

Field	Bits	Description (Reset value = 0x00)
Reserved	7:6	Reserved. Write as 0.
PIEN	5	Proximity Interrupt Enable. When asserted permits proximity interrupts to be generated, subject to the persist filter.
AIEN	4	Ambient Light Sensing (ALS) Interrupt Enable. When asserted permits ALS interrupts to be generated, subject to the persist filter.
WEN <sup>(1), (2)</sup>	3	Wait Enable. This bit activates the wait feature. Writing a 1 activates the wait timer. Writing a 0 disables the wait timer.
PEN <sup>(1), (2)</sup>	2	Proximity enable. This bit activates the proximity function. Writing a 1 enables proximity. Writing a 0 disables proximity.
AEN <sup>(1), (2)</sup>	1	ADC enable. This bit activates the four-channel (RGBC) ADC. Writing a 1 enables the ADC. Writing a 0 disables the ADC.
PON	0	Power ON. This bit activates the internal oscillator to permit the timers and ADC channels to operate. Writing a 1 activates the oscillator. Writing a 0 disables the oscillator. During reads and writes over the I <sup>2</sup> C interface, this bit is temporarily overridden and the oscillator is enabled, independent of the state of PON.

**Note(s) and/or Footnote(s):**

1. The PON bit must also be set=1 for these functions to operate.
2. WEN=1, PEN=1, AEN=0 is unsupported and will lead to erroneous proximity readings.

### RGBC Integration Time Register (0x01)

The RGBC Timing Register controls the internal integration time of the RGBC channel ADCs. Upon power up, the RGBC time register is set to 0xFF.

The maximum (or saturation) count value can be calculated based upon the integration time cycles as follows:

$$\min [CYCLES * 1024, 65535]$$

**Figure 27:**  
RGBC Integration Time Register

Field	Bits	Description (Reset value = 0xFF)			
		REGISTER VALUE	CYCLES	TIME	Max Count
ATIME	7:0	0xFF	1	2.38 ms	1024
		0xF6	10	24 ms	10240
		0xD6	42	100 ms	43008
		0xC0	64	152 ms	65535
		0x00	256	609 ms	65535

### Wait Time Register (0x03)

Wait time is set in 2.38 ms increments unless the WLONG bit is asserted in which case the wait times are 12x longer. WTIME is programmed as a 2's complement number.

**Figure 28:**  
Wait Time Register

Field	Bits	Description (Reset value = 0xFF)			
		REGISTER VALUE	WAIT TIME	TIME (WLONG=0)	TIME (WLONG=1)
WTIME	7:0	0xFF	1	2.38 ms	0.03 s
		0xAB	85	202 ms	2.43 s
		0x00	256	609 ms	7.31 s

**Note(s) and/or Footnote(s):**

1. The wait time register should be configured before AEN and/or PEN is asserted.

### Clear Channel Interrupt Threshold Registers (0x04 - 0x0b)

The Clear Channel Interrupt Threshold Registers provide 16 bit values to be used as the high and low thresholds for comparison to the 16 bit CDATA values. If AIEN (r0x00:b4) is enabled and CDATA is not between AILT and AIHT for the number of consecutive samples specified in APERS (r0x0C) an interrupt is asserted on the interrupt pin.

**Figure 29:**  
Clear Channel Interrupt Threshold Registers

Registers	Address	Bits	Description (Reset value = 0x00)
AILTL	0x04	7:0	ALS low threshold lower byte
AILTH	0x05	7:0	ALS low threshold upper byte
AIHTL	0x06	7:0	ALS high threshold lower byte
AIHTH	0x07	7:0	ALS high threshold upper byte

### Proximity Interrupt Threshold Registers (0x04 - 0x0b)

The Proximity Interrupt Threshold Registers provide 16 bit values to be used as the high and low thresholds for comparison to the 16 bit PDATA values. If PIEN (r0x00:b5) is enabled and PDATA is not between PILT and PIHT for the number of consecutive samples specified in PPERS (r0x0C) an interrupt is asserted on the interrupt pin.

**Figure 30:**  
Proximity Interrupt Threshold Registers

Registers	Address	Bits	Description (Reset value = 0x00)
PILTL	0x08	7:0	Proximity low threshold lower byte
PILTH	0x09	7:0	Proximity low threshold upper byte
PIHTL	0x0a	7:0	Proximity high threshold lower byte
PIHTH	0x0b	7:0	Proximity high threshold upper byte

### Interrupt Persistence Register (0x0C)

The Interrupt Register controls the interrupt capabilities of the device.

**Figure 31:**  
Interrupt Persistence Register



Field	Bits	Description (Reset value = 0x00)	
PPERS	7:4	Proximity interrupt persistence. Controls rate of proximity interrupts to the host processor.	
		FIELD VALUES	PERSISTENCE
		0000	Every proximity cycle generates an interrupt
		0001	Any value outside of threshold range
		0010	2 consecutive values out of range
		....	....
		1111	15 consecutive values out of range



Field	Bits	Description (Reset value = 0x00)	
APERS	3:0	Clear channel interrupt persistence. Controls rate of Clear channel interrupts to the host processor.	
		FIELD VALUE	PERSISTENCE
		0000	Every RGBC cycle generates an interrupt
		0001	Any value outside of threshold range
		0010	2 consecutive values out of range
		0011	3 consecutive values out of range
		0100	5 consecutive values out of range
		0101	10 consecutive values out of range
		0110	15 consecutive values out of range
		0111	20 consecutive values out of range
		1000	25 consecutive values out of range
		1001	30 consecutive values out of range
		1010	35 consecutive values out of range
		1011	40 consecutive values out of range
		1100	45 consecutive values out of range
		1101	50 consecutive values out of range
		1110	55 consecutive values out of range
1111	60 consecutive values out of range		

### Configuration Register (0x0D)

The Configuration Register sets the wait long time.

Figure 32:  
Configuration Register

7	6	5	4	3	2	1	0
Reserved						WLONG	Reserved

Field	Bits	Description (Reset value = 0x00)
Reserved	7:2	Reserved. Write as 0.
WLONG	1	Wait Long. When asserted, the wait cycles are increased by a factor 12x from that programmed in the WTIME register.
Reserved	0	Reserved. Write as 0.

### Proximity Pulse Count Register (0x0E)

The Proximity Pulse Count Register sets the number of proximity pulses that will be transmitted.

**Figure 33:**  
Proximity Pulse Count Register

Field	Bits	Description (Reset value = 0x00)
PPULSE	7:0	Proximity Pulse Count. Specifies the number of proximity pulses to be generated.

### Control Register (0x0F)

The Control Register provides RGBC gain settings and a control for managing the proximity reading in the event the analog circuitry becomes saturated. Bit 5 must be set =1 for proper device operation.

**Figure 34:**  
Control Register

7	6	5	4	3	2	1	0
PDRIVE		Reserved	PSAT	Reserved		AGAIN	

Field	Bits	Description (Reset value = 0x00)	
PDRIVE	7:6	00 = 100% 01 = 50% 10 = 25% 11 = 12.5%	
Reserved	5	Reserved. Must be written = 1	
PSAT	4	0 = PDATA output regardless of ambient light level 1 = PDATA output equal to dark current value if saturated	
Reserved	3:2	Reserved. Write as 00	
AGAIN	1:0	RGBC Gain Control.	
		<b>FIELD VALUE</b>	<b>RGBC GAIN VALUE</b>
		00	1X Gain
		01	4X Gain
		10	16X Gain
		11	60X Gain