



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




TOSHIBA

32 Bit RISC Microcontroller
TX03 Series

TMPM369FDFG

TOSHIBA CORPORATION
Semiconductor & Storage Products Company



ARM, ARM Powered, AMBA, ADK, ARM9TDMI, TDMI, PrimeCell, RealView, Thumb, Cortex, Coresight, ARM9, ARM926EJ-S, Embedded Trace Macrocell, ETM, AHB, APB, and KEIL are registered trademarks or trademarks of ARM Limited in the EU and other countries.



Important Notices

Make sure to read read this chapter before using the product.

1 Serial bus interface

There are restrictions on the use of I2C bus mode when the multi-master function is used.

1.1 Description

When the multi-master function is used in I2C bus mode, if these masters start the communications simultaneously, the following phenomena may occur:

1. Communications may be locked up.
2. SCL pulse widths shorten; therefore these pulses may not satisfy I2C Specifications.

1.2 Condition

These phenomena occur only when the multi-master function is used in I2C bus mode. If a single master is used, these phenomena do not occur.

1.3 Workaround

There is no workaround for these phenomena. Perform recovery process by software.

1.4 How to Recover from These Phenomena

Perform recovery process by software.


By using a timer, add timeout process to check whether communication is in a lock-up state.

An example of recovery process:

1. Start a timer count synchronously with start of the transmission.
2. If a serial interface interrupt (INTSBIx) does not occur in a certain period, the MCU determines the timeout.
3. If the MCU determines the timeout, communications may be locked up. Perform software reset on the serial bus interface circuit. This circuit is initialized to release communication from the lock up state.
4. Resend transmission data.

Mostly, Process 1 to 4 are enough to recovery; however if the multiple products are connected to the same bus line, add a delay time between each product's recovery process before Process 4 (resending data) is performed. This delay makes a time difference between each master; therefore bus collision can be avoided when the data is sent again.

Example: Recovery process after a timeout is detected.



2 Transitions to Low-power Consumption Mode and Generating a Non-maskable Interrupt

This chapter describes the precautions at which non-maskable interrupt (NMI) occurs when the MCU enters low-power consumption mode.


- STOP1
- STOP2

2.1 Description

When the WFI instruction is executed to enter the above-mentioned low-power consumption mode, if a non-maskable interrupt (NMI) occurs, the MCU may enter low-power consumption mode without the process for releasing low-power consumption mode.

Note 1: An NMI notice and flag setting to the CPU are normal; therefore the NMI process after low-power consumption mode is released can be performed.

Note 2: When the MCU has entered low-power consumption mode, factors other than an NMI are accepted; however an NMI may not be accepted.



2.2 Conditions

- The WFI instruction is executed to enter low-power consumption mode.
- A non-maskable interrupt occurs after WFI instruction execution and within 3 to 6 cycles.

2.3 Workaround

Do not use a non-maskable interrupt as a release factor for the above-mentioned low-power consumption modes.

To avoid generating a non-maskable interrupt, the following settings should be specified before the MCU enters the above-mentioned low-power consumption mode.

- NMI pin: This input pin must be fixed to "High".
- Watchdog timer: Stop the watchdog timer or set the reset function.
- Voltage detection circuit: Stop the voltage detection circuit or set the reset function.

3 Restrictions on the Use of the DMA function

There are restrictions on the use of the DMA function.

3.1 Description

When the synchronous serial interface (SSP) or the asynchronous serial communication circuit (UART) is used to transmit data or receive data, the following problems may occur:

- At transmission : A part of communication data may be lost (the FIFO buffer may overflow).
- At reception : Unnecessary data may be transferred (the FIFO buffer may underflow).

3.2 Conditions

The table below lists the peripheral functions that are connectable at DMA transfer. When the SSP <ch4 to 9> or UART <ch10 to 13> are used, if single-transfer is enabled (the connection channel of DMAxChnlUseburstSet is set to "0"), the problem may occur.

| ch | Peripheral circuit | TMPM367FDFG TMPM367FDXBG TMPM368FDFG TMPM368FDXBG TMPM369FDFG TMPM369FDXBG | TMPM36BFYFG TMPM36BF10FG | ch | Peripheral circuit | TMPM367FDFG TMPM367FDXBG TMPM368FDFG TMPM368FDXBG TMPM369FDFG TMPM369FDXBG | TMPM36BFYFG TMPM36BF10FG |
|----|-----------------------------|---|-----------------------------|----|---------------------------------|---|-----------------------------|
| 0 | ADC conversion completion | – | o | 16 | SIO/UART1 reception | o | o |
| | ADC A conversion completion | o | – | 17 | SIO/UART1 transmission | o | o |
| 1 | ADC B conversion completion | o | – | 18 | SIO/UART2 reception | o | o |
| 2 | DAC0 conversion trigger | o | – | 19 | SIO/UART2 transmission | o | o |
| 3 | DAC1 conversion trigger | o | – | 20 | SIO/UART3 reception | o | o |
| 4 | SSP0 reception | o | o | 21 | SIO/UART3 transmission | o | o |
| 5 | SSP0 transmission | o | o | 22 | I2C/SIO0 transmission/reception | o | o |
| 6 | SSP1 reception | o | o | 23 | I2C/SIO1 transmission/reception | o | o |
| 7 | SSP1 transmission | o | o | 24 | I2C/SIO2 transmission/reception | o | o |
| 8 | SSP2 reception | o | o | 25 | TMRB0 compare match | o | o |
| 9 | SSP2 transmission | o | o | 26 | TMRB1 compare match | o | o |
| 10 | UART4 reception | o | o | 27 | TMRB2 compare match | o | o |
| 11 | UART4 transmission | o | o | 28 | TMRB3 compare match | o | o |
| 12 | UART5 reception | o | o | 29 | TMRB4 compare match | o | o |
| 13 | UART5 transmission | o | o | 30 | DMA request pin | o | o |
| 14 | SIO/UART0 reception | o | o | 31 | Software trigger | o | – |
| 15 | SIO/UART0 transmission | o | o | | | | |

o: Connectable peripheral circuit -: Not supported

3.3 Explanation

- At transmission

Under the following circumstance, one additional DMA request may occur compared with the number of unused data space of the FIFO of the SSP or UART. Therefore, DMA transfer is executed even if the FIFO is full and the FIFO overflow occurs.

- The number of data of the FIFO becomes lower than the watermark level while the DMA is transferring data to the FIFO.

- At reception


Under the following circumstance, one additional DMA request may occur compared with the number of stored data. Therefore, invalid data is transferred from the FIFO of the SSP or UART and the FIFO underflow occurs.

- The number of data of the FIFO becomes higher than the watermark level while the DMA is transferring data from the FIFO of the SSP or UART.

Note: Watermark level:

| | |
|------|---|
| SSP | Fixed to 4 |
| UART | Full level of UARTxIFLS<RXIFSEL[2:0]> or <TXIFSEL[2:0]> |

Example of relationship between the condition of the FIFO and the watermark level (SSP transmission)



3.4 Workaround

When the DMA function is used, set "1" to the corresponding channel of DMAxChnlUseburstSet (single-transfer is prohibited).

However, there are several conditions and restrictions.

Note: These conditions and restrictions vary depending on transmission or reception.

3.4.1 Transmission

When single-transfer is prohibited, arbitration setting is subject to a constraint. According to the number of transfers, select the appropriate method below:

- a. When the number of transfers is a multiple of the watermark level of the FIFO.

Set the arbitration rates to the watermark level of the FIFO. After the number of specified transfers is complete, arbitration for the priorities between the peripheral functions that are connected to the DMA controller unit is issued. Therefore, the DMA transfer can be performed at high-speed.

Set the number of arbitration rates <R_power> for the control data to the watermark level of the FIFO.

- b. When the number of transfers is not a multiple of the watermark level of the FIFO.

Set the arbitration rates to "after one transfer". This setting can be used in every case. After each transfer is complete, arbitration for the priorities between the peripheral functions that are connected to the DMA controller unit is issued. Therefore, the DMA transfer is performed at slower speed than the case of (a).

Specify "0000" as the arbitration rate setting <R_power> for the control data.

3.4.2 Reception

Disable or Enable single-transfer according to the number of transfers of control data <n_minus_1>.

- a. When the number of transfers is a multiple of the watermark level.

This setting can be used when the number of transfers is a multiple of the watermark level. For example, the watermark level is n, "n ˜integer number " can be set as the number of transfers.

Set "1" (disable the single-transfer) to the corresponding channel of DMAxChnlUseburstSet.

Set the number of arbitration rates <R_power> for the control data to the watermark level of the FIFO.

- b. When the number of transfers is less than the watermark level.

This setting can be used when the number of transfers is less than the watermark level.

Set "0" (enable the single-transfer) to the corresponding channel of DMAxChnlUseburstSet.

Specify "0000" as the arbitration rate <R_power> for the control data.

c. When the number of transfers is other than the above.

This setting can be used when the number of transfers is set to over the watermark level and the setting is not a multiple of the watermark level.

Use "Peripheral scatter-gather" as the transfer mode and combine the two tasks at DMA transfer.

For example, in the case of the number of transfers = (n × watermark) + m

Set Task A to the same as (a).

Disable single-transfer. Set the number of arbitration rates <R_power> for the control data to the watermark level of the FIFO. Set "watermark level × n" as the number of transfers.

Set Task B to the same as (b).

Enable single-transfer. Set "0000" to <R_power>. Set "m" as the number of transfers.

Example of setting

| | | | |
|--|--|--|--|
| The peripheral circuit that performs DMA transfer. | | SSO(reception) | |
| The number of DMA transfers to be set | | 15 times | |
| Watermark level | | 4 (Fixed to 4 for SSP communication) | |
| The DMA register setting | | DMAxChnlUseburstSet<ch4>=1 : Disable single-transfer | |
| Channel control data setting (Alternative data) | Task A Use the same setting as (a). | <n_minus_1>=0x00B | The number of transfers 4 × 3 = 12 times |
| | | <R_power>=0011 | Arbitration is issued after four transfers are complete. |
| | | <next_useburst>=0 | Enables Task B to perform single-transfer |
| | | <cycle_ctrl>=111 | Peripheral scatter-gather mode |
| | Task B Use the same setting as (b). | <n_minus_1>=0x002 | The number of transfers 15 - 12 = 3 times |
| | | <R_power>=0000 | Arbitration is issued after one transfer is complete. |
| | | <cycle_ctrl>=001 | The transfer ends in basic mode. |

Introduction: Notes on the description of SFR (Special Function Register) under this specification

An SFR (Special Function Register) is a control register for peripheral circuits (IP).

The SFR addresses of IPs are described in the chapter on memory map, and the details of SFR are given in the chapter of each IP.

Definition of SFR used in this specification is in accordance with the following rules.

- a. SFR table of each IP as an example
 - SFR tables in each chapter of IP provides register names, addresses and brief descriptions.
 - All registers have a 32-bit unique address and the addresses of the registers are defined as follows, with some exceptions: "Base address + (Unique) address"

Base Address = 0x0000_0000

| Register name | SAMCR | Address(Base+) |
|------------------|-------|----------------|
| Control register | | 0x0004 |
| | | 0x000C |

Note: **SAMCR register address is 32 bits wide from the address 0x0000_0004 (Base Address(0x00000000) + unique address (0x0004)).**

Note: **The register shown above is an example for explanation purpose and not for demonstration purpose. This register does not exist in this microcontroller.**

- b. SFR(register)
 - Each register basically consists of a 32-bit register (some exceptions).
 - The description of each register provides bits, bit symbols, types, initial values after reset and functions.

1.2.2 SAMCR(Control register)

| | | | | | | | | |
|-------------|------|----|-------|----|----|----|------|----|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| bit symbol | - | - | - | - | - | - | - | - |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit symbol | - | - | - | - | - | - | - | - |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| bit symbol | - | - | - | - | - | - | MODE | |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit symbol | MODE | | TDATA | | | | | |
| After reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

| Bit | Bit Symbol | Type | Function |
|-------|------------|------|--|
| 31-10 | - | R | "0" can be read. |
| 9-7 | MODE[2:0] | R/W | Operation mode settings 000 : Sample mode 0 001 : Sample mode 1 010 : Sample mode 2 011 : Sample mode 3 The settings other than those above: Reserved |
| 6-0 | TDATA[6:0] | W | Transmitted data |

Note: The Type is divided into three as shown below.

| | |
|-------|------------|
| R / W | READ WRITE |
| R | READ |
| W | WRITE |

c. Data descriptopn

Meanings of symbols used in the SFR description are as shown below.

- x:channel numbers/ports
- n,m:bit numbers

d. Register descriptopn

Registers are described as shown below.

- Register name <Bit Symbol>
Exmapple: SAMCR<MODE>="000" or SAMCR<MODE[2:0]>="000"
<MODE[2:0]> indicates bit 2 to bit 0 in bit symbol mode (3bit width).
- Register name [Bit]
Example: SAMCR[9:7]="000"
It indicates bit 9 to bit 7 of the register SAMCR (32 bit width).

Revision History

| Date | Revision | Comment |
|------------|----------|------------------|
| 2012/11/7 | 1 | First Release |
| 2013/10/22 | 2 | Contents Revised |

Table of Contents

Introduction: Notes on the description of SFR (Special Function Register) under this specification

TMPM369FDFG

| | | |
|------------|---|----|
| 1.1 | Features | 1 |
| 1.2 | Block Diagram | 5 |
| 1.3 | Pin Layout | 6 |
| 1.4 | Pin names and Functions | 7 |
| 1.4.1 | Sorted by Pin Number..... | 7 |
| 1.5 | Power Supplies and Power Supplied Pins | 18 |

2. Processor Core

| | | |
|------------|--|----|
| 2.1 | Information on the processor core | 19 |
| 2.2 | Configurable Options | 19 |
| 2.3 | Exceptions/ Interruptions | 20 |
| 2.3.1 | Number of Interrupt Inputs..... | 20 |
| 2.3.2 | Number of Priority Level Interrupt Bits..... | 20 |
| 2.3.3 | SysTick..... | 20 |
| 2.3.4 | SYSRESETREQ..... | 20 |
| 2.3.5 | LOCKUP..... | 20 |
| 2.3.6 | Auxiliary Fault Status register..... | 20 |
| 2.4 | Events | 21 |
| 2.5 | Power Management | 21 |
| 2.6 | Exclusive access | 21 |

3. Memory Map

| | | |
|------------|--|----|
| 3.1 | Memory Map | 23 |
| 3.2 | Bus Matrix | 25 |
| 3.2.1 | Structure..... | 26 |
| 3.2.1.1 | Single chip mode | |
| 3.2.1.2 | Single boot mode | |
| 3.2.2 | Connection table..... | 28 |
| 3.2.2.1 | Code area / SRAM area | |
| 3.2.2.2 | Peripheral area / External bus area | |
| 3.2.3 | Address lists of peripheral functions..... | 31 |

4. Internal High-speed Oscillation Adjustment Function (TRMOSC)

| | | |
|------------|-----------------------------------|----|
| 4.1 | Register Description | 34 |
|------------|-----------------------------------|----|

| | | |
|------------|--|-----------|
| 4.1.1 | Register List..... | 34 |
| 4.1.2 | TRMOSCPRO (Protect register)..... | 35 |
| 4.1.3 | TRMOSCEN (Enable register)..... | 36 |
| 4.1.4 | TRMOSCINIT (Initial trimming value monitoring register)..... | 37 |
| 4.1.5 | TRMOSCSET (Trimming value setting register)..... | 38 |
| 4.2 | Operational Description..... | 39 |
| 4.2.1 | Adjustment..... | 39 |
| 4.2.2 | Adjustment range..... | 39 |
| 4.2.3 | Example of Internal High-speed Oscillation by using 16-bit timer/event counter (TMRB)..... | 40 |
| 4.2.3.1 | The way of input a pulse into TBxIN pin | |
| 4.2.3.2 | The way of input fs into TB5IN | |

5. Clock/Mode control

| | | |
|------------|---|-----------|
| 5.1 | Outline..... | 43 |
| 5.2 | Registers..... | 44 |
| 5.2.1 | Register List..... | 44 |
| 5.2.2 | CGSYSCR (System control register)..... | 45 |
| 5.2.3 | CGOSCCR (Oscillation control register)..... | 46 |
| 5.2.4 | CGSTBYCR (Standby control register)..... | 48 |
| 5.2.5 | CGPLSEL (PLL Selection Register)..... | 49 |
| 5.2.6 | CGCKSTP (Clock stop register for peripheral)..... | 50 |
| 5.2.7 | CGPROTECT (Protect register)..... | 51 |
| 5.3 | Clock control..... | 52 |
| 5.3.1 | Clock Type..... | 52 |
| 5.3.2 | Initial Values after Reset..... | 52 |
| 5.3.3 | Clock system Diagram..... | 53 |
| 5.3.4 | Warm-up function..... | 54 |
| 5.3.5 | Clock Multiplication Circuit (PLL)..... | 56 |
| 5.3.5.1 | How to configure the PLL function | |
| 5.3.5.2 | Change PLL multiplying | |
| 5.3.5.3 | The sequence of PLL setting | |
| 5.3.5.4 | Change PLL multiplying sequence | |
| 5.3.6 | System clock..... | 59 |
| 5.3.6.1 | The sequence of System clock setting | |
| 5.3.7 | Prescaler Clock Control..... | 61 |
| 5.3.8 | System Clock Pin Output Function..... | 61 |
| 5.4 | Modes and Mode Transitions..... | 62 |
| 5.4.1 | Operation Mode Transitions..... | 62 |
| 5.5 | Operation mode..... | 63 |
| 5.5.1 | NORMAL mode..... | 63 |
| 5.6 | Low Power Consumption Modes..... | 63 |
| 5.6.1 | IDLE mode..... | 63 |
| 5.6.2 | STOP1 mode..... | 63 |
| 5.6.3 | STOP2 mode..... | 64 |
| 5.6.4 | Low power Consumption Mode Setting..... | 65 |
| 5.6.5 | Operational Status in Each Mode..... | 66 |
| 5.6.6 | Releasing the Low Power Consumption Mode..... | 68 |
| 5.6.7 | Flow chart of entering and releasing to or from STOP2 mode..... | 70 |
| 5.6.8 | Warm-up..... | 71 |
| 5.6.9 | Clock Operations in Mode Transition..... | 72 |
| 5.6.9.1 | Transition of operation modes: NORMAL → STOP1 → NORMAL | |
| 5.6.9.2 | Transition of operation modes: NORMAL → STOP2 → NORMAL | |

6. Reset Operation

| | | |
|------------|--|-----------|
| 6.1 | Cold Reset..... | 76 |
| 6.1.1 | Reset by power-on-reset circuit (not using RESET pin)..... | 76 |
| 6.1.2 | Reset by RESET pin..... | 77 |
| 6.2 | Warm-up..... | 78 |
| 6.2.1 | Reset Duration..... | 78 |

| | |
|------------------------------|----|
| 6.3 After reset | 78 |
|------------------------------|----|

7. Exceptions

| | |
|--|-----|
| 7.1 Overview | 79 |
| 7.1.1 Exception Types..... | 79 |
| 7.1.2 Handling Flowchart..... | 80 |
| 7.1.2.1 Exception Request and Detection | |
| 7.1.2.2 Exception Handling and Branch to the Interrupt Service Routine (Pre-emption) | |
| 7.1.2.3 Executing an ISR | |
| 7.1.2.4 Exception exit | |
| 7.2 Reset Exceptions | 84 |
| 7.3 Non-Maskable Interrupts (NMI) | 86 |
| 7.4 SysTick | 86 |
| 7.5 Interrupts | 87 |
| 7.5.1 Interrupt Sources..... | 87 |
| 7.5.1.1 Interrupt Route | |
| 7.5.1.2 Generation | |
| 7.5.1.3 Transmission | |
| 7.5.1.4 Precautions when using external interrupt pins | |
| 7.5.1.5 List of Interrupt Sources | |
| 7.5.1.6 Active level | |
| 7.5.2 Interrupt Handling..... | 93 |
| 7.5.2.1 Flowchart | |
| 7.5.2.2 Preparation | |
| 7.5.2.3 Detection by Clock Generator | |
| 7.5.2.4 Detection by CPU | |
| 7.5.2.5 CPU processing | |
| 7.5.2.6 Interrupt Service Routine (ISR) | |
| 7.6 Exception/Interrupt-Related Registers | 98 |
| 7.6.1 Register List..... | 98 |
| 7.6.2 NVIC Registers..... | 99 |
| 7.6.2.1 SysTick Control and Status Register | |
| 7.6.2.2 SysTick Reload Value Register | |
| 7.6.2.3 SysTick Current Value Register | |
| 7.6.2.4 SysTick Calibration Value Register | |
| 7.6.2.5 Interrupt Set-Enable Register 1 | |
| 7.6.2.6 Interrupt Set-Enable Register 2 | |
| 7.6.2.7 Interrupt Set-Enable Register 3 | |
| 7.6.2.8 Interrupt Set-Enable Register 4 | |
| 7.6.2.9 Interrupt Clear-Enable Register 1 | |
| 7.6.2.10 Interrupt Clear-Enable Register 2 | |
| 7.6.2.11 Interrupt Clear-Enable Register 3 | |
| 7.6.2.12 Interrupt Clear-Enable Register 4 | |
| 7.6.2.13 Interrupt Set-Pending Register 1 | |
| 7.6.2.14 Interrupt Set-Pending Register 2 | |
| 7.6.2.15 Interrupt Set-Pending Register 3 | |
| 7.6.2.16 Interrupt Set-Pending Register 4 | |
| 7.6.2.17 Interrupt Clear-Pending Register 1 | |
| 7.6.2.18 Interrupt Clear-Pending Register 2 | |
| 7.6.2.19 Interrupt Clear-Pending Register 3 | |
| 7.6.2.20 Interrupt Clear-Pending Register 4 | |
| 7.6.2.21 Interrupt Priority Register | |
| 7.6.2.22 Vector Table Offset Register | |
| 7.6.2.23 Application Interrupt and Reset Control Register | |
| 7.6.2.24 System Handler Priority Register | |
| 7.6.2.25 System Handler Control and State Register | |
| 7.6.3 Clock generator registers..... | 126 |
| 7.6.3.1 CGIMCGA(CG Interrupt Mode Control Register A) | |
| 7.6.3.2 CGIMCGB(CG Interrupt Mode Control Register B) | |
| 7.6.3.3 CGIMCGC(CG Interrupt Mode Control Register C) | |
| 7.6.3.4 CGIMCGD(CG Interrupt Mode Control Register D) | |
| 7.6.3.5 CGICRCG(CG Interrupt Request Clear Register) | |
| 7.6.3.6 CGNMIFLG(NMI Flag Register) | |
| 7.6.3.7 CGRSTFLG (Reset Flag Register) | |

8. μ DMA Controller (μ DMAC)

| | |
|---|------------|
| 8.1 Function Overview | 137 |
| 8.1.1 Function list | 137 |
| 8.1.2 DMA requests | 138 |
| 8.2 Block Diagram | 140 |
| 8.3 Descriptions of Registers | 141 |
| 8.3.1 Register list | 141 |
| 8.3.2 DMAxStatus (DMA Status Register) | 142 |
| 8.3.3 DMAxCfg (DMA Configuration Register) | 143 |
| 8.3.4 DMAxCtrlBasePtr (Channel control data base pointer Register) | 144 |
| 8.3.5 DMAxAltCtrlBasePtr (Channel alternate control data base pointer Register) | 144 |
| 8.3.6 DMAxChnlSwRequest(Channel software request Register) | 145 |
| 8.3.7 DMAxChnlUseburstSet(Channel useburst set Register) | 146 |
| 8.3.8 DMAxChnlUseburstClr(Channel useburst clear Register) | 147 |
| 8.3.9 DMAxChnlReqMaskSet(Channel request mask set Register) | 148 |
| 8.3.10 DMAxChnlReqMaskClr(Channel request mask clear Register) | 149 |
| 8.3.11 DMAxChnlEnableSet(Channel enable set Register) | 150 |
| 8.3.12 DMAxChnlEnableClr(Channel enable clear Register) | 151 |
| 8.3.13 DMAxChnlPriAltSet(Channel primary-alternate set Register) | 152 |
| 8.3.14 DMAxChnlPriAltClr(Channel primary-alternate clear Register) | 153 |
| 8.3.15 DMAxChnlPrioritySet(Channel priority set Register) | 154 |
| 8.3.16 DMAxChnlPriorityClr(Channel priority clear Register) | 155 |
| 8.3.17 DMAxErrClr(Bus error clear Register) | 156 |
| 8.4 Operation | 157 |
| 8.4.1 Channel control data memory map | 157 |
| 8.4.2 Channel control data structure | 158 |
| 8.4.2.1 Final address of the transfer source data | |
| 8.4.2.2 Final address of the transfer destination address | |
| 8.4.2.3 Control data settings | |
| 8.4.3 Operation modes | 160 |
| 8.4.3.1 Invalid setting | |
| 8.4.3.2 Basic mode | |
| 8.4.3.3 Automatic request mode | |
| 8.4.3.4 Ping-pong mode | |
| 8.4.3.5 Memory scatter / gather mode | |
| 8.4.3.6 Peripheral scatter / gather mode | |

9. Input / Output port

| | |
|---|------------|
| 9.1 Port Function | 167 |
| 9.1.1 Function List | 167 |
| 9.1.2 Port Register General Description | 173 |
| 9.1.3 Port Status during STOP mode | 174 |
| 9.1.4 Precaution on exiting STOP1 / STOP2 mode using interrupts | 175 |
| 9.1.5 Setting an external interrupt pin | 175 |
| 9.2 Function Details in Each Ports | 176 |
| 9.2.1 Port A (PA0 to PA7) | 176 |
| 9.2.1.1 List of Port A register | |
| 9.2.1.2 PADATA (Port A data register) | |
| 9.2.1.3 PACR (Port A output control register) | |
| 9.2.1.4 PAFR1 (Port A function register 1) | |
| 9.2.1.5 PAFR2 (Port A function register 2) | |
| 9.2.1.6 PAFR3 (Port A function register 3) | |
| 9.2.1.7 PAFR4 (Port A function register 4) | |
| 9.2.1.8 PAFR5 (Port A function register 5) | |
| 9.2.1.9 PAOD (Port A open-drain control register) | |
| 9.2.1.10 PAPUP (Port A pull-up control register) | |
| 9.2.1.11 PAPDN (Port A pull-down control register) | |
| 9.2.1.12 PAIE (Port A input control register) | |
| 9.2.2 Port B (PB0 to PB6) | 184 |
| 9.2.2.1 List of Port B register | |
| 9.2.2.2 PBADATA (Port B data register) | |

| | | |
|----------|---|-----|
| 9.2.2.3 | PBCR (Port B output control register) | |
| 9.2.2.4 | PBFR1 (Port B function register 1) | |
| 9.2.2.5 | PBFR2 (Port B function register 2) | |
| 9.2.2.6 | PBFR3 (Port B function register 3) | |
| 9.2.2.7 | PBFR4 (Port B function register 4) | |
| 9.2.2.8 | PBOD (Port B open-drain control register) | |
| 9.2.2.9 | PBPUP (Port B pull-up control register) | |
| 9.2.2.10 | PBPDN (Port B pull-down control register) | |
| 9.2.2.11 | PBIE (Port B input control register) | |
| 9.2.3 | Port C (PC0 to PC7)..... | 192 |
| 9.2.3.1 | List of Port C register | |
| 9.2.3.2 | PCDATA (Port C data register) | |
| 9.2.3.3 | PCCR (Port C output control register) | |
| 9.2.3.4 | PCFR1 (Port C function register 1) | |
| 9.2.3.5 | PCFR2 (Port C function register 2) | |
| 9.2.3.6 | PCOD (Port C open-drain control register) | |
| 9.2.3.7 | PCPUP (Port C pull-up control register) | |
| 9.2.3.8 | PCPDN (Port C pull-down control register) | |
| 9.2.3.9 | PCIE (Port C input control register) | |
| 9.2.4 | Port D (PD0 to PD7)..... | 198 |
| 9.2.4.1 | List of Port D register | |
| 9.2.4.2 | PDDATA (Port D data register) | |
| 9.2.4.3 | PDCR (Port D output control register) | |
| 9.2.4.4 | PDFR1 (Port D function register 1) | |
| 9.2.4.5 | PDOD (Port D open-drain control register) | |
| 9.2.4.6 | PDPUP (Port D pull-up control register) | |
| 9.2.4.7 | PDPDN (Port D pull-down control register) | |
| 9.2.4.8 | PDIE (Port D input control register) | |
| 9.2.5 | Port E (PE0 to PE7)..... | 203 |
| 9.2.5.1 | List of Port E register | |
| 9.2.5.2 | PEDATA (Port E data register) | |
| 9.2.5.3 | PECR (Port E output control register) | |
| 9.2.5.4 | PEFR1 (Port E function register 1) | |
| 9.2.5.5 | PEFR2 (Port E function register 2) | |
| 9.2.5.6 | PEFR3 (Port E function register 3) | |
| 9.2.5.7 | PEFR4 (Port E function register 4) | |
| 9.2.5.8 | PEFR5 (Port E function register 5) | |
| 9.2.5.9 | PEOD (Port E open-drain control register) | |
| 9.2.5.10 | PEPUP (Port E pull-up control register) | |
| 9.2.5.11 | PEPDN (Port E pull-down control register) | |
| 9.2.5.12 | PEIE (Port E input control register) | |
| 9.2.6 | Port F (PF0 to PF7)..... | 212 |
| 9.2.6.1 | List of Port F register | |
| 9.2.6.2 | PFDATA (Port F data register) | |
| 9.2.6.3 | PFCR (Port F output control register) | |
| 9.2.6.4 | PFFR1 (Port F function register 1) | |
| 9.2.6.5 | PFFR2 (Port F function register 2) | |
| 9.2.6.6 | PFFR3 (Port F function register 3) | |
| 9.2.6.7 | PFFR4 (Port F function register 4) | |
| 9.2.6.8 | PFOD (Port F open-drain control register) | |
| 9.2.6.9 | PFUP (Port F pull-up control register) | |
| 9.2.6.10 | PFPDN (Port F pull-down control register) | |
| 9.2.6.11 | PFIE (Port F input control register) | |
| 9.2.7 | Port G (PG0 to PG7)..... | 220 |
| 9.2.7.1 | List of Port G register | |
| 9.2.7.2 | PGDATA (Port G data register) | |
| 9.2.7.3 | PGCR (Port G output control register) | |
| 9.2.7.4 | PGFR1 (Port G function register 1) | |
| 9.2.7.5 | PGFR2 (Port G function register 2) | |
| 9.2.7.6 | PGFR3 (Port G function register 3) | |
| 9.2.7.7 | PGFR4 (Port G function register 4) | |
| 9.2.7.8 | PGOD (Port G open-drain control register) | |
| 9.2.7.9 | PGPUP (Port G pull-up control register) | |
| 9.2.7.10 | PGPDN (Port G pull-down control register) | |
| 9.2.7.11 | PGIE (Port G input control register) | |
| 9.2.8 | Port H (PH0 to PH7)..... | 228 |
| 9.2.8.1 | List of Port H register | |
| 9.2.8.2 | PHDATA (Port H data register) | |
| 9.2.8.3 | PHCR (Port H output control register) | |
| 9.2.8.4 | PHFR1 (Port H function register 1) | |
| 9.2.8.5 | PHFR2 (Port H function register 2) | |
| 9.2.8.6 | PHFR3 (Port H function register 3) | |
| 9.2.8.7 | PHFR4 (Port H function register 4) | |
| 9.2.8.8 | PHFR5 (Port H function register 5) | |
| 9.2.8.9 | PHOD (Port H open-drain control register) | |
| 9.2.8.10 | PHPUP (Port H pull-up control register) | |

| | | |
|------------|---|------------|
| 9.2.8.11 | PHPDN (Port H pull-down control register) | |
| 9.2.8.12 | PHIE (Port H input control register) | |
| 9.2.9 | Port I (PI0 to PI7) | 238 |
| 9.2.9.1 | List of Port I register | |
| 9.2.9.2 | PIDATA (Port I data register) | |
| 9.2.9.3 | PICR (Port I output control register) | |
| 9.2.9.4 | PIFR1 (Port I function register 1) | |
| 9.2.9.5 | PIFR2 (Port I function register 2) | |
| 9.2.9.6 | PIOD (Port I open-drain control register) | |
| 9.2.9.7 | PIPUP (Port I pull-up control register) | |
| 9.2.9.8 | PIPDN (Port I pull-down control register) | |
| 9.2.9.9 | PIIE (Port I input control register) | |
| 9.2.10 | Port J (PJ0 to PJ7) | 244 |
| 9.2.10.1 | List of Port J register | |
| 9.2.10.2 | PJDATA (Port J data register) | |
| 9.2.10.3 | PJCR (Port J output control register) | |
| 9.2.10.4 | PJOD (Port J open-drain control register) | |
| 9.2.10.5 | PJPUP (Port J pull-up control register) | |
| 9.2.10.6 | PJPDN (Port J pull-down control register) | |
| 9.2.10.7 | PJIE (Port J input control register) | |
| 9.2.11 | Port K (PK0 to PK4) | 248 |
| 9.2.11.1 | List of Port K register | |
| 9.2.11.2 | PKDATA (Port K data register) | |
| 9.2.11.3 | PKCR (Port K output control register) | |
| 9.2.11.4 | PKFR1 (Port K function register 1) | |
| 9.2.11.5 | PKFR2 (Port K function register 2) | |
| 9.2.11.6 | PKFR3 (Port K function register 3) | |
| 9.2.11.7 | PKFR4 (Port K function register 4) | |
| 9.2.11.8 | PKOD (Port K open-drain control register) | |
| 9.2.11.9 | PKPUP (Port K pull-up control register) | |
| 9.2.11.10 | PKPDN (Port K pull-down control register) | |
| 9.2.11.11 | PKIE (Port K input control register) | |
| 9.2.12 | Port L (PL0 to PL7) | 256 |
| 9.2.12.1 | List of Port L register | |
| 9.2.12.2 | PLDATA (Port L data register) | |
| 9.2.12.3 | PLCR (Port L output control register) | |
| 9.2.12.4 | PLFR1 (Port L function register 1) | |
| 9.2.12.5 | PLFR2 (Port L function register 2) | |
| 9.2.12.6 | PLFR3 (Port L function register 3) | |
| 9.2.12.7 | PLFR4 (Port L function register 4) | |
| 9.2.12.8 | PLFR5 (Port L function register 5) | |
| 9.2.12.9 | PLFR6 (Port L function register 6) | |
| 9.2.12.10 | PLOD (Port L open-drain control register) | |
| 9.2.12.11 | PLPUP (Port L pull-up control register) | |
| 9.2.12.12 | PLPDN (Port L pull-down control register) | |
| 9.2.12.13 | PLIE (Port L input control register) | |
| 9.2.13 | Port M (PM0 to PM3) | 267 |
| 9.2.13.1 | List of Port M register | |
| 9.2.13.2 | PMDATA (Port M data register) | |
| 9.2.13.3 | PMCR (Port M output control register) | |
| 9.2.13.4 | PMFR1 (Port M function register 1) | |
| 9.2.13.5 | PMFR2 (Port M function register 2) | |
| 9.2.13.6 | PMOD (Port M open-drain control register) | |
| 9.2.13.7 | PMPUP (Port M pull-up control register) | |
| 9.2.13.8 | PMPDN (Port M pull-down control register) | |
| 9.2.13.9 | PMIE (Port M input control register) | |
| 9.2.14 | Port N (PN0 to PN5) | 273 |
| 9.2.14.1 | List of Port N register | |
| 9.2.14.2 | PNDATA (Port N data register) | |
| 9.2.14.3 | PNCR (Port N output control register) | |
| 9.2.14.4 | PNFR1 (Port N function register 1) | |
| 9.2.14.5 | PNFR2 (Port N function register 2) | |
| 9.2.14.6 | PNOD (Port N open-drain control register) | |
| 9.2.14.7 | PNPUP (Port N pull-up control register) | |
| 9.2.14.8 | PNPDN (Port N pull-down control register) | |
| 9.2.14.9 | PNIE (Port N input control register) | |
| 9.3 | Block Diagram of Port | 279 |
| 9.3.1 | Port Types | 279 |
| 9.3.2 | Type FT1 | 280 |
| 9.3.3 | Type FT2 | 281 |
| 9.3.4 | Type FT3 | 282 |
| 9.3.5 | Type FT4 | 283 |
| 9.3.6 | Type FT5 | 284 |
| 9.3.7 | Type FT6 | 285 |
| 9.3.8 | Type FT7 | 286 |

| | | |
|------------|---|------------|
| 9.3.9 | Type FT8..... | 287 |
| 9.3.10 | Type FT9..... | 288 |
| 9.3.11 | Type FT10..... | 289 |
| 9.4 | Appendix (List of Port Setting)..... | 290 |
| 9.4.1 | The Setting of I/O DEdicated Port..... | 290 |
| 9.4.2 | The Setting of Input Dedicated Port..... | 290 |
| 9.4.3 | The Setting of Output Dedicated Port..... | 290 |
| 9.4.4 | Setting of peripheral's I/O port..... | 291 |
| 9.4.4.1 | Port A Setting | |
| 9.4.4.2 | Port B Setting | |
| 9.4.4.3 | Port C Setting | |
| 9.4.4.4 | Port D Setting | |
| 9.4.4.5 | Port E Setting | |
| 9.4.4.6 | Port F Setting | |
| 9.4.4.7 | Port G Setting | |
| 9.4.4.8 | Port H Setting | |
| 9.4.4.9 | Port I Setting | |
| 9.4.4.10 | Port J Setting | |
| 9.4.4.11 | Port K Setting | |
| 9.4.4.12 | Port L Setting | |
| 9.4.4.13 | Port M Setting | |
| 9.4.4.14 | Port N Setting | |

10. External bus interface (EBIF)

| | | |
|-------------|--|------------|
| 10.1 | Overview..... | 313 |
| 10.2 | Address and Data pin setting..... | 314 |
| 10.3 | Registers..... | 315 |
| 10.3.1 | Registers List..... | 315 |
| 10.3.2 | EXBMOD (External Bus Mode Control Register)..... | 316 |
| 10.3.3 | EXBAS0 to 3 (External Bus Area and Start Address Configuration Register)..... | 317 |
| 10.3.4 | EXBCS0 to 3 (External Bus Chip Select Control Register)..... | 318 |
| 10.4 | Data Format..... | 319 |
| 10.4.1 | Little-endian mode..... | 319 |
| 10.4.1.1 | Word access | |
| 10.4.1.2 | Half word access | |
| 10.4.1.3 | Byte access | |
| 10.5 | External Bus Operations (Separate Bus Mode)..... | 323 |
| 10.5.1 | Basic bus operation..... | 323 |
| 10.5.2 | Wait timing..... | 324 |
| 10.5.3 | Read and Write Recovery time..... | 326 |
| 10.5.4 | Chip select recovery time..... | 327 |
| 10.5.5 | Read and Write setup cycle..... | 328 |
| 10.6 | External Bus Operations (Multiplexed Bus Mode)..... | 329 |
| 10.6.1 | Basic bus operation..... | 329 |
| 10.6.2 | Wait timing..... | 330 |
| 10.6.3 | Time that it takes before ALE is asserted..... | 332 |
| 10.6.4 | Read and Write Recovery Time..... | 333 |
| 10.6.5 | Chip select recovery time..... | 333 |
| 10.6.6 | Read and Write setup cycle..... | 335 |
| 10.7 | Connection example for external memory..... | 336 |
| 10.7.1 | Connection Example for external 16-bit SRAM and NOR-Flash (Separate bus)..... | 336 |
| 10.7.2 | Connection Example for external 16-bit SRAM and NOR-Flash (Multiplex bus)..... | 337 |

11. 16-bit Timer / Event Counters (TMRB)

| | | |
|-------------|---|------------|
| 11.1 | Outline..... | 339 |
| 11.2 | Differences in the Specifications..... | 340 |
| 11.3 | Configuration..... | 341 |
| 11.4 | Registers..... | 342 |
| 11.4.1 | Register list according to channel..... | 342 |

| | | |
|-------------|---|------------|
| 11.4.2 | TBxEN (Enable register)..... | 343 |
| 11.4.3 | TBxRUN (RUN register)..... | 344 |
| 11.4.4 | TBxCR (Control register)..... | 345 |
| 11.4.5 | TBxMOD (Mode register)..... | 346 |
| 11.4.6 | TBxFFCR (Flip-flop control register)..... | 347 |
| 11.4.7 | TBxST (Status register)..... | 348 |
| 11.4.8 | TBxIM (Interrupt mask register)..... | 349 |
| 11.4.9 | TBxUC (Up counter capture register)..... | 350 |
| 11.4.10 | TBxRG0 (Timer register 0)..... | 351 |
| 11.4.11 | TBxRG1 (Timer register 1)..... | 351 |
| 11.4.12 | TBxCP0 (Capture register 0)..... | 352 |
| 11.4.13 | TBxCP1 (Capture register 1)..... | 352 |
| 11.5 | Description of Operations for Each Circuit..... | 353 |
| 11.5.1 | Prescaler..... | 353 |
| 11.5.2 | Up-counter (UC)..... | 358 |
| 11.5.3 | Timer registers (TBxRG0, TBxRG1)..... | 358 |
| 11.5.4 | Capture..... | 359 |
| 11.5.5 | Capture registers (TBxCP0, TBxCP1)..... | 359 |
| 11.5.6 | Up-counter capture register (TBxUC)..... | 359 |
| 11.5.7 | Comparators (CP0, CP1)..... | 359 |
| 11.5.8 | Timer Flip-flop (TBxFF0)..... | 359 |
| 11.5.9 | Capture interrupt (INTCAPx0, INTCAPx1)..... | 359 |
| 11.6 | Description of Operations for Each Mode..... | 360 |
| 11.6.1 | 16-bit interval Timer Mode..... | 360 |
| 11.6.2 | 16-bit Event Counter Mode..... | 360 |
| 11.6.3 | 16-bit PPG (Programmable Pulse Generation) Output Mode..... | 361 |
| 11.6.4 | Timer synchronous mode..... | 362 |
| 11.6.5 | External trigger count start mode..... | 363 |
| 11.7 | Applications using the Capture Function..... | 364 |
| 11.7.1 | One-shot pulse output triggered by an external pulse..... | 364 |
| 11.7.2 | Frequency measurement..... | 366 |
| 11.7.3 | Pulse width measurement..... | 366 |

12. Serial Channel (SIO/UART)

| | | |
|-------------|---|------------|
| 12.1 | Overview..... | 369 |
| 12.2 | Difference in the Specification of SIO / UART Modules..... | 369 |
| 12.3 | Configuration..... | 370 |
| 12.4 | Registers Description..... | 371 |
| 12.4.1 | Registers List in Each Channel..... | 371 |
| 12.4.2 | SCxEN (Enable Register)..... | 372 |
| 12.4.3 | SCxBUF (Buffer Register)..... | 373 |
| 12.4.4 | SCxCR (Control Register)..... | 374 |
| 12.4.5 | SCxMOD0 (Mode Control Register 0)..... | 375 |
| 12.4.6 | SCxMOD1 (Mode Control Register 1)..... | 376 |
| 12.4.7 | SCxMOD2 (Mode Control Register 2)..... | 377 |
| 12.4.8 | SCxBRCR (Baud Rate Generator Control Register)..... | 379 |
| 12.4.9 | SCxBRADD (Baud Rate Generator Control Register 2)..... | 380 |
| 12.4.10 | SCxFCNF (FIFO Configuration Register)..... | 381 |
| 12.4.11 | SCxRFC (Receive FIFO Configuration Register)..... | 383 |
| 12.4.12 | SCxTFC (Transmit FIFO Configuration Register) (Note2)..... | 384 |
| 12.4.13 | SCxRST (Receive FIFO Status Register)..... | 385 |
| 12.4.14 | SCxTST (Transmit FIFO Status Register)..... | 386 |
| 12.5 | Operation in Each Mode..... | 387 |
| 12.6 | Data Format..... | 388 |
| 12.6.1 | Data Format List..... | 388 |
| 12.6.2 | Parity Control..... | 389 |
| 12.6.2.1 | Transmission | |
| 12.6.2.2 | Receiving Data | |
| 12.6.3 | STOP Bit Length..... | 389 |
| 12.7 | Clock Control..... | 390 |
| 12.7.1 | Prescaler..... | 390 |

| | | |
|--------------|---|------------|
| 12.7.2 | Serial Clock Generation Circuit..... | 394 |
| 12.7.2.1 | Baud Rate Generator | |
| 12.7.2.2 | Clock Selection Circuit | |
| 12.8 | Transmit / Receive Buffer and FIFO..... | 398 |
| 12.8.1 | Configuration..... | 398 |
| 12.8.2 | Transmit / Receive Buffer..... | 398 |
| 12.8.3 | FIFO..... | 398 |
| 12.9 | Status Flag..... | 399 |
| 12.10 | Error Flag..... | 399 |
| 12.10.1 | OERR Flag..... | 399 |
| 12.10.2 | PERR Flag..... | 400 |
| 12.10.3 | FERR Flag..... | 400 |
| 12.11 | Receive..... | 401 |
| 12.11.1 | Receive Counter..... | 401 |
| 12.11.2 | Receive Control Unit..... | 401 |
| 12.11.2.1 | I/O interface mode | |
| 12.11.2.2 | UART Mode | |
| 12.11.3 | Receive Operation..... | 401 |
| 12.11.3.1 | Receive Buffer | |
| 12.11.3.2 | Receive FIFO Operation | |
| 12.11.3.3 | I/O interface mode with SCLK output | |
| 12.11.3.4 | Read Received Data | |
| 12.11.3.5 | Wake-up Function | |
| 12.11.3.6 | Overrun Error | |
| 12.12 | Transmission..... | 405 |
| 12.12.1 | Transmission Counter..... | 405 |
| 12.12.2 | Transmission Control..... | 405 |
| 12.12.2.1 | I/O interface Mode | |
| 12.12.2.2 | UART Mode | |
| 12.12.3 | Transmit Operation..... | 406 |
| 12.12.3.1 | Operation of Transmission Buffer | |
| 12.12.3.2 | Transmit FIFO Operation | |
| 12.12.3.3 | I/O interface Mode/Transmission by SCLK Output | |
| 12.12.3.4 | Underrun Error | |
| 12.13 | Handshake Function..... | 409 |
| 12.14 | Interrupt / Error Generation Timing..... | 410 |
| 12.14.1 | RX Interrupt..... | 410 |
| 12.14.1.1 | Single Buffer / Double Buffer | |
| 12.14.1.2 | FIFO | |
| 12.14.2 | Transmit interrupt..... | 411 |
| 12.14.2.1 | Single Buffer / Double Buffer | |
| 12.14.2.2 | FIFO | |
| 12.14.3 | Error Generation..... | 412 |
| 12.14.3.1 | UART Mode | |
| 12.14.3.2 | I/O Interface Mode | |
| 12.15 | DMA Transfer..... | 412 |
| 12.15.1 | Single and double buffer are used..... | 412 |
| 12.15.2 | FIFO is used..... | 412 |
| 12.16 | Software Reset..... | 414 |
| 12.17 | Operation in Each Mode..... | 415 |
| 12.17.1 | I/O Interface Mode..... | 415 |
| 12.17.1.1 | Transmitting Data | |
| 12.17.1.2 | Receive | |
| 12.17.1.3 | Transmit and Receive (Full duplex) | |
| 12.17.2 | 7-bit UART Mode..... | 426 |
| 12.17.3 | 8-bit UART Mode..... | 426 |
| 12.17.4 | 9-bit UART Mode..... | 427 |
| 12.17.4.1 | Wake-up Function | |
| 12.17.4.2 | Protocol | |

13. Asynchronous Serial Channel (UART)

| | | |
|-------------|---------------------------|------------|
| 13.1 | Overview..... | 429 |
| 13.2 | Configuration..... | 431 |