

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# P-Channel Enhancement-Mode Vertical DMOS FET

#### **Features**

- ► Low threshold (-2.4V max.)
- High input impedance
- ► Low input capacitance (60pF typical)
- Fast switching speeds
- Low on-resistance
- ► Free from secondary breakdown
- Low input and output leakage

#### **Applications**

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

#### **General Description**

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Ordering Information**

Part Number	Package Option	Packing		
TP2535N3-G	3-Lead TO-92	1000/Bag		
TP2535N3-G P002				
TP2535N3-G P003	3-Lead TO-92			
TP2535N3-G P005		2000/Reel		
TP2535N3-G P013				
TP2535N3-G P014				

-G denotes a lead (Pb)-free / RoHS compliant package. Contact factory for Wafer / Die availablity. Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

**Absolute Maximum Ratings** 

Parameter	Value					
Drain-to-source voltage	BV <sub>DSS</sub>					
Drain-to-gate voltage	BV <sub>DGS</sub>					
Gate-to-source voltage	±20V					
Operating and storage temperature	-55°C to +150°C					

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### **Product Summary**

BV <sub>DSS</sub> /BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	l <sub>D(ON)</sub> (min)	V <sub>GS(th)</sub> (max)	
-350V	25Ω	-2.4A	-0.4V	

### **Pin Configuration**



### **Product Marking**



YY = Year Sealed
WW = Week Sealed
\_\_\_\_\_ = "Green" Packaging

Package may or may not include the following marks: Si or 🌎

**TO-92** 

### **Typical Thermal Resistance**

Package	$oldsymbol{ heta}_{ja}$
TO-92	132°C/W

#### **Thermal Characteristics**

Package	l <sub>D</sub> (continuous) <sup>†</sup>	I <sub>D</sub> (pulsed)	Power Dissipation @T <sub>A</sub> = 25°C		
TO-92	-86mA	-600mA	0.74W	-86mA	-600mA

Notes:


## **Electrical Characteristics** (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions	
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-350	-	-	V	$V_{GS} = 0V, I_{D} = -2.0 \text{mA}$	
$V_{\rm GS(th)}$	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-	4.8	mV/°C	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA	
I <sub>GSS</sub>	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
		-	-	-10	μA	$V_{GS}$ = 0V, $V_{DS}$ = Max Rating	
I <sub>DSS</sub>	Zero gate voltage drain current		-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125$ °C	
	On state drain current	-0.2	-0.3	-	Α	V <sub>GS</sub> = -4.5V, V <sub>DS</sub> = -25V	
I <sub>D(ON)</sub>	On-state drain current	-0.4	-1.1	-	A	$V_{GS} = -10V, V_{DS} = -25V$	
R	Static drain-to-source on-state resistance	-	20	30	Ω	$V_{GS} = -4.5V, I_{D} = -100mA$	
R <sub>DS(ON)</sub>			19	25		$V_{GS} = -10V, I_{D} = -100mA$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	0.75	%/°C	$V_{GS} = -10V, I_{D} = -100mA$	
G <sub>FS</sub>	Forward transconductance	100	175	-	mmho	$V_{DS} = -25V, I_{D} = -100mA$	
C <sub>ISS</sub>	Input capacitance	-	60	125		V <sub>GS</sub> = 0V,	
C <sub>oss</sub>	Common source output capacitance	-	20	70	pF	$V_{DS} = -25V$ ,	
C <sub>RSS</sub>	Reverse transfer capacitance	-	10	25		f = 1.0 MHz	
t <sub>d(ON)</sub>	Turn-on delay time	_	_	10			
t,	Rise time	-	-	10		$V_{DD} = -25V,$	
t <sub>d(OFF)</sub>			-	20	ns	$\begin{vmatrix} I_D = -0.4A, \\ R_{GEN} = 25\Omega \end{vmatrix}$	
t <sub>f</sub>	Fall time	-	-	13		GEN	
V <sub>SD</sub>	Diode forward voltage drop	-	-	-1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -100mA	
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -100mA	

#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


# **Switching Waveforms and Test Circuit**





 $<sup>\</sup>dagger I_D$  (continuous) is limited by max rated  $T_i$ .


## **Typical Performance Curves**



















# **Typical Performance Curves** (cont.)

















## 3-Lead TO-92 Package Outline (N3)





**Front View** 

**Side View** 



**Bottom View** 

Symb	ool	Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 <sup>†</sup>	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 <sup>†</sup>	.022 <sup>†</sup>	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.