

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Not recommended for new designs—see TPH3206LSB

600V Cascode GaN FET in PQFN88 (source tab)

Description

The TPH3206LS 600V, $150m\Omega$ gallium nitride (GaN) FET is a normally-off device. Transphorm GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and smaller reverse recovery charge, delivering significant advantages over traditional silicon (Si) devices.

Transphorm is a leading-edge wide band gap supplier with world-class innovation and a portfolio of fully-qualified GaN transistors that enables increased performance and reduced overall system size and cost.

Related Literature

- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing

Ordering Information

Part Number*	Package	Package Configuration	
TPH3206LS	8 x 8mm PQFN	Common Source	

^{*} Add "-TR" suffix for tape and reel; see page 9



Features

- Easy to drive—compatible with standard gate drivers
- Low conduction and switching losses
- Low Qrr of 52nC—no free-wheeling diode required
- JEDEC-qualified GaN technology
- · RoHS compliant and Halogen-free

Benefits


- · Increased efficiency through fast switching
- · Increased power density
- · Reduced system size and weight
- Enables more efficient topologies—easy to implement bridgeless totem-pole designs
- Lower BOM cost

Applications

- · Renewable energy
- Industrial
- Telecom and datacom
- Servo motors

Key Specifications				
V _{DS} (V) min	600			
V _{TDS} (V) max	750			
$R_{DS(on)}(m\Omega)$ max*	180			
Q _{rr} (nC) typ	52			
Qg (nC) typ	6			

^{*} Dynamic R_(on)



Cascode Device Structure

Absolute Maximum Ratings (T_C =25 °C unless otherwise stated)

Symbol	Parame	eter	Limit Value	Unit		
I _{D25°C}	Continuous drain current @T _C =25°C ^a		17	А		
I _{D100°C}	Continuous drain current @Tc	Continuous drain current @Tc=100°C a		А		
I _{DM}	Pulsed drain current (pulse width: 100µs)		60	А		
V _{DSS}	Drain to source voltage		Drain to source voltage		600	V
V _{TDS}	Transient drain to source voltage b		750	V		
V _{GSS}	Gate to source voltage		±18	V		
P _{D25°C}	Maximum power dissipation		96	W		
T _C	Operating temperature	Case	-55 to +150	°C		
Tı	Operating temperature	Junction	-55 to +175	°C		
Ts	Storage temperature		-55 to +150	°C		
T _{CSOLD}	Soldering peak temperature ^c		260	°C		

Thermal Resistance

Symbol	Parameter	Typical	Unit
R _{OJC}	Junction-to-case	1.55	°C/W
R _{OJA}	Junction-to-ambient ^d	45	°C/W

Notes:

For high current operation, see application note AN0009 In off-state, spike duty cycle D<0.1, spike duration <1µs

b.

Reflow MSL3 c.

Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling; with 6cm^2 copper area and $70\mu\text{m}$ thickness)

Electrical Parameters (T_C=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward	Device Characteristics			•			
V _{DSS-MAX}	Maximum drain-source voltage	600	_	_	V	V _{GS} =0V	
V _{GS(th)}	Gate threshold voltage e	1.65	2.1	2.6	V	V _{DS} =V _{GS} , I _D =500μA	
R _{DS(on)}	Drain-source on-resistance (T _J =25°C) ^a	_	150	180	mΩ	V _{GS} =8V, I _D =11A, T _J =25°C	
	Drain-source on-resistance (T _J =175°C) ^a	_	340	_		V _{GS} =8V, I _D =11A, T _J =175°C	
I _{DSS}	Drain-to-source leakage current (T _J =25 °C)	_	2.5	30	μΑ	V _{DS} =600V, V _{GS} =0V, T _J =25°C	
1055	Drain-to-source leakage current (T _J =150°C)	_	8	_	μΛ	V _{DS} =600V, V _{GS} =0V, T _J =150°C	
I _{GSS}	Gate-to-source forward leakage current	_	_	100	nA	V _{GS} =18V	
- IUOO	Gate-to-source reverse leakage current	_	_	-100		V _{GS} =-18V	
C _{ISS}	Input capacitance	_	760	_			
Coss	Output capacitance	_	44	_	pF	V _{GS} =0V, V _{DS} =480V, <i>f</i> =1MHz	
C_{RSS}	Reverse transfer capacitance	_	5	_			
$C_{\text{O(er)}}$	Output capacitance, energy related ^b	_	64	_		V _{GS} =0V, V _{DS} =0V to 480V	
$C_{O(tr)}$	Output capacitance, time related °	_	105	_	pF		
Qg	Total gate charge d	_	6.2	9.3		V_{DS} =100V, V_{GS} =0V to 4.5V, I_{D} =11A	
Qgs	Gate-source charge	_	2.1	_	nC		
Q _{gd}	Gate-drain charge	_	2.2	_			
t _{d(on)}	Turn-on delay	_	6	_			
t _r	Rise time	_	4.5	_	ne	$\label{eq:VDS} \begin{array}{l} V_{DS}{=}480\text{V, }V_{GS}{=}0\text{V to }10\text{V,} \\ I_{D}{=}11\text{A, }R_{G}{=}2\Omega \end{array}$	
$T_{d(off)}$	Turn-off delay	_	9.7	_	ns		
t _f	Fall time	_	4	_			
Reverse	Device Characteristics						
Is	Reverse current	_	_	12	А	V _{GS} =0V, T _C =100°C, ≤50% Duty Cycle	
V _{SD} Reverse vol		_	2.6	_	V	V _{GS} =0V, I _S =12A, T _J =25°C	
	Reverse voltage a	_	4.6	_		V _{GS} =0V, I _S =12A, T _J =175°C	
		_	1.8	_		V _{GS} =0V, I _S =6A, T _J =25°C	
t _{rr}	Reverse recovery time	_	17	_	ns	I _S =11A, V _{DD} =400V,	
Qrr	Reverse recovery charge	_	52	_	nC	di/dt=20000 /uo T =25 °C	

Notes:

- Dynamic value
- Equivalent capacitance to give same stored energy from OV to 480V
- Equivalent capacitance to give same charging time from OV to 480V
- Qg does not change for VDS>100V d.
- Recommended gate drive: Turn on +8V, turn off 0 or -5V. For half bridge, use isolated driver ICs with 5V UVLO.

3

Typical Characteristics (25 °C unless otherwise stated)




Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}




Figure 2. Typical Output Characteristics T_J =175 ° C Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics V_{DS} =10V, Parameter: T_J




Figure 4. Normalized On-Resistance $I_D \! = \! 12A,\, V_{GS} \! \! = \! 8V$

Typical Characteristics (25 °C unless otherwise stated)




Figure 5. Typical Capacitance $V_{\text{GS}}{=}0V,\,f{=}1MHz$




Figure 6. Typical Coss Stored Energy




Figure 7. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ Parameter \ T_J$




Figure 8. Current Derating Pulse width $\leq 100 \mu s$

Typical Characteristics (25 °C unless otherwise stated)




Figure 9. Safe Operating Area T_C=25 °C (calculated based on thermal limit)




Figure 10. Safe Operating Area T_C=80 °C (calculated based on thermal limit)




Figure 11. Transient Thermal Resistance




Figure 12. Power Dissipation

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit
*See app note AN0009 for methods to ensure clean switching




Figure 14. Switching Time Waveform




Figure 15. Test Circuit for Diode Characteristics




Figure 16. Diode Recovery Waveform




Figure 17. Test Circuit for Dynamic RDS(on)






Figure 18. Dynamic R_{DS(on)} Waveform




PQFN88 Tape and Reel Information

Product Orientation



- Leader empty pockets: 400mm/15.75" min
- Trailer empty pickets: 160mm/6.3" min
- Quantity per reel: 500 pcs

Carrier Tape Dimension



transphorm

transphormusa.com

Design Considerations

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

Application Notes

- ANOOO2: Characteristics of Transphorm GaN Power Switches
- ANOOO3: Printed Circuit Board Layout and Probing
- AN0004: Designing Hard-switched Bridges with GaN
- AN0007: POFN Lead-Free 2nd Level Soldering Recommendations for Vapor Phase Reflow
- ANOOO8: Drain Voltage and Avalanche Ratings for GaN FETs
- ANOOO9: Recommended External Circuitry for GaN FETs

Evaluation Boards

- TDPV1000E0C1-KIT: 1kW inverter evaluation platform
- TDPS1000E0E10-KIT: 1kW hard-switched half-bridge, buck, or boost evaluation platform

Revision History

Version	Date	Change(s)
7	11/15/2016	Added application note AN0009
8	12/12/2016	Formatting Changes to p. 3, revision of dynamic measurement verbiage
9	2/20/2017	Updated ordering info, updated evaluation board list, added gate drive suggestion, marked NRND—see TPH3206LSB