imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



transphorm

TPH3206PSB

650V GaN FET in TO-220 (source tab)

Description

The TPH3206PSB 650V, $150m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.


Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs

Ordering Information

Part Number	Package	Package Configuration
TPH3206PSB	3 lead T0-220	Source



Cascode Schematic Symbol

Cascode Device Structure

DS

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications

V _{DSS} (V)	650
V _{(TR)DSS} (V)	800
$R_{DS(on)eff}(m\Omega)$ max*	180
Q _{RR} (nC) typ	52
Q _G (nC) typ	6.2

 \ast Dynamic on-resistance; see Figures 19 and 20

Common Topology Power Recommendations					
CCM bridgeless totem-pole*	1519W max				
Hard-switched inverter**	1717W max				

Conditions: F_{SW} =45kHz; TJ=115°C; T_{HEATSINK}=90°C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

* V_{IN}=230V_{AC}; V_{OUT}=390V_{DC}

** VIN=380VDC; VOUT=240VAC

Absolute Maximum Ratings (Tc=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V _{DSS}	Drain to source voltage (T _J = -	55°C to 150°C)	650	
V _{(TR)DSS}	Transient drain to source volta	age ^a	800	V
V _{GSS}	Gate to source voltage		±18	
PD	Maximum power dissipation @	₽Tc=25°C	81	W
	Continuous drain current @Tc	=25°C ^b	16	А
ID	Continuous drain current @Tc	=100°C b	10	А
I _{DM}	Pulsed drain current (pulse width: 10µs)		60	А
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive °		1200	A/µs
(di/dt) _{RDMT}	Reverse diode di/dt, transient	Reverse diode di/dt, transient d		A/µs
Tc	Operating temperature	Case	-55 to +150	°C
ΤJ	 Operating temperature 	Junction	-55 to +150	°C
Ts	Storage temperature	Storage temperature		°C
T _{SOLD}	Soldering peak temperature ^e		260	°C

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration <1 μ s

b. For increased stability at high current operation, see Circuit Implementation on page 3

c. Continuous switching operation


d. \leq 300 pulses per second for a total duration \leq 20 minutes

e. For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Typical	Unit
R _{ojc}	Junction-to-case	1.55	°C/W
R _{ØJA}	Junction-to-ambient	62	°C/W

Circuit Implementation



Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 8-10V) with $R_{G(tot)} = 25\Omega$, where $R_{G(tot)} = R_{G} + R_{DRIVER}$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC_{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN}) ^{b, c}
MMZ1608Q121BTA00	10nF + 8Ω	22pF + 15Ω

Notes:

a. RC_{DCL} should be placed as close as possible to the drain pin

b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)

c. IRDM values can be increased by increasing RG and CSN

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	650	-	-	V	V _{GS} =OV	
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	1.65	2.1	2.6	V	V _{DS} =V _{GS} , I _D =500µA	
D		-	150	180	mΩ	V _{GS} =8V, I _D =10A	
$R_{DS(on)eff}$	Drain-source on-resistance ^a	_	308	_		V _{GS} =8V, I _D =10A, T _J =150°C	
1	Drain to course lookage current	-	2.5	30		V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	8	-	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
	Gate-to-source forward leakage current	-	-	100	54	V _{GS} =18V	
I _{GSS}	Gate-to-source reverse leakage current	-	-	-100	nA	V _{GS} =-18V	
CISS	Input capacitance	-	720	-		V _{GS} =0V, V _{DS} =480V, <i>f</i> =1MHz	
Coss	Output capacitance	_	46	-	pF		
C _{RSS}	Reverse transfer capacitance	_	5.5	-			
$C_{O(er)}$	Output capacitance, energy related b	-	65	-	рF	V_{GS} =0V, V_{DS} =0V to 480V	
C _{O(tr)}	Output capacitance, time related °	-	106	-	рг		
Q_{G}	Total gate charge	-	6.2	-			
Q _{GS}	Gate-source charge	_	2.1	-	nC	V_{DS} =100V, V_{GS} =0V to 4.5V, I_D=10A	
Q_{GD}	Gate-drain charge	-	2.2	-			
Qoss	Output charge	_	44.4	_	nC	V_{GS} =0V, V_{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	6	-			
t _R	Rise time	-	4.5	-	nc	V_{DS} =480V, V_{GS} =0V to 10V,	
$t_{\text{D(off)}}$	Turn-off delay	_	9.7	-	ns	I_D =10A, R_G =22 Ω	
t _F	Fall time	-	4	_	1		

Notes:

a.

Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V b.

c. Equivalent capacitance to give same charging time as V_{DS} rises from OV to 400V

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Device Characteristics							
ls	Reverse current	_	-	10	A	V_{GS} =0V, T _C =100°C, ≤25% duty cycle	
		_	2.4	-		V _{GS} =0V, I _S =10A	
V _{SD}	Reverse voltage ^a	_	3.7	-	v	V _{GS} =0V, I _S =10A, T _J =150°C	
		_	1.7	-	-	V _{GS} =0V, I _S =5A	
t _{RR}	Reverse recovery time	_	17	_	ns	I _S =11A, V _{DD} =400V,	
Q _{RR}	Reverse recovery charge	_	52	-	nC	di/dt=2000A/µs	
(di∕dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1200	A/µs		
IRDMC1	Reverse diode switching current, repeti- tive (dc) ^{c, e}	_	_	11	A	Circuit implementation and parameters on page 3	
I _{RDMC2}	Reverse diode switching current, repeti- tive (ac) ^{c, e}	_	_	14	A	Circuit implementation and parameters on page 3	
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	2400	A∕µs		
I _{RDMT}	Reverse diode switching current, transient ^{d,e}	_	_	18	A	Circuit implementation and parameters on page 3	

Notes:


a.

Includes dynamic R_{DS(on)} effect Continuous switching operation b.

Definitions: dc = dc to dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency c.

≤300 pulses per second for a total duration ≤20 minutes d.

e. I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3











Figure 1. Typical Output Characteristics $T_J=25$ °C Parameter: V_{GS}














Typical Characteristics (Tc=25 °C unless otherwise stated)





Figure 5. Typical Capacitance

 V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy











Figure 8. Typical Gate Charge I_{DS}=10A, V_{DS}=400V














Figure 10. Current Derating Pulse width = 100µs









100

80


60

40

20

0 L 0

 $\mathsf{P}_{\mathrm{tot}}\left[\mathsf{W}\right]$








Figure 14. Power Dissipation

100

 $\mathsf{T}_{\mathsf{case}}\left[^{\circ}\mathsf{C}\right]$

150

200

50

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Diode Characteristics Test Circuit

 \mathbf{R}_{SNS}

DUT

Figure 19. Dynamic R_{DS(on)eff} Test Circuit

Vgs

VDS

Ŧ




Figure 16. Switching Time Waveform





Figure 18. Diode Recovery Waveform







10

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	-


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-220 (PS) Package



Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source

Revision History

Version	Date	Change(s)	
0	11/7/2016	B version integrates bleed resistor	
1	4/19/2017	Updated package drawing	
2	11/2/2017	Updated Figures 11 & 12 (pg 7), effective on-resistance symbol to $R_{DS(on)eff}$ to adhere to new JEDEC standards; Added common topology max power recommendations (pg 1), switching current values (pg 2), Circuit Implementation (pg 3), Q_{OSS} value (pg 4), Figures 7 & 8 (pg 6)	