imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



transphorm

TPH3212PS

650V Cascode GaN FET in TO-220 (source tab)

Description

The TPH3212PS 650V, $72m\Omega$ gallium nitride (GaN) FET is a normally-off device. Transphorm GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and smaller reverse recovery charge, delivering significant advantages over traditional silicon (Si) devices.

Transphorm is a leading-edge wide band gap supplier with world-class innovation and a portfolio of fully-qualified GaN transistors that enables increased performance and reduced overall system size and cost.

Related Literature

- AN0009: Recommended External Circuitry for GaN FETs
- <u>AN0003</u>: Printed Circuit Board Layout and Probing

Ordering Information

Part Number	Package	Package Configuration	
TPH3212PS	3 Lead TO-220	Common Source	

TPH3212PS



Features

- · Easy to drive-compatible with standard gate drivers
- Low conduction and switching losses
- Low Qrr of 90nC-no free-wheeling diode required
- GSD pin layout improves high speed design
- JEDEC-qualified GaN technology
- RoHS compliant and Halogen-free

Benefits

- · Increased efficiency through fast switching
- Increased power density
- Reduced system size and weight
- Enables more efficient topologies—easy to implement bridgeless totem-pole designs
- Lower BOM cost


Applications

- Renewable energy
- Industrial
- Automotive
- Telecom and datacom
- Servo motors

Key Specifications

, ,	
V _{DS} (V) min	650
V _{TDS} (V) max	800
$R_{DS(on)}(m\Omega)$ max*	85
Q _{rr} (nC) typ	90
Qg (nC) typ	14

* Dynamic R_(on)



Cascode Device Structure

Absolute Maximum Ratings (Tc=25 °C unless otherwise stated)

Symbol	Param	eter	Limit Value	Unit
I _{D25°C}	Continuous drain current @To	=25°C ª	26.5	A
ID100°C	Continuous drain current @To	=100°C ª	16.5	A
I _{DM}	Pulsed drain current (pulse w	idth: 10µs)	120	A
V _{DSS}	Drain to source voltage		650	V
V _{TDS}	Transient drain to source volt	age ^b	800	V
V _{GSS}	Gate to source voltage	Gate to source voltage		V
P _{D25°C}	Maximum power dissipation	Maximum power dissipation		W
Tc	Operating temperature	Case	-55 to +150	°C
Tر	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature	Storage temperature		°C
T _{CSOLD}	Soldering peak temperature	Soldering peak temperature °		°C

Thermal Resistance

Symbol	Parameter	Typical	Unit
R _{0JC}	Junction-to-case	1.2	°C/W
R _{ØJA}	Junction-to-ambient	62	°C/W

Notes:

For high current operation, see application note AN0009 In off-state, spike duty cycle D<0.01, spike duration <1µs a.

b.

For 10 sec., 1.6mm from the case c.

Electrical Parameter (Tc=25°C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward	Device Characteristics			•		·	
V _{DSS-MAX}	Maximum drain-source voltage	650	_	_	V	V _{GS} =OV	
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	1.6	2.1	2.6	V	V _{DS} =V _{GS} , I _D =0.7mA	
D	Drain-source on-resistance (T_=25°C) a	_	72	85		V _{GS} =8V, I _D =17A, T _J =25°C	
R _{DS(on)}	Drain-source on-resistance (T_=150°C) a	_	148	_	mΩ	V _{GS} =8V, I _D =17A, T _J =150°C	
I _{DSS}	Drain-to-source leakage current (Tj=25°C)	_	3	30		V _{DS} =650V, V _{GS} =0V, T _J =25°C	
IDSS	Drain-to-source leakage current (Tj=150°C)	_	12	_	μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
امعم	Gate-to-source forward leakage current	_	_	100	nA	V _{GS} =18V	
I _{GSS}	Gate-to-source reverse leakage current	_	-	-100		V _{GS} =-18V	
CISS	Input capacitance	_	1130	-			
C _{OSS}	Output capacitance	_	102	-	pF V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz		
C_{RSS}	Reverse transfer capacitance	_	13	-			
$C_{O(er)}$	Output capacitance, energy related b	_	142	-	E		
C _{O(tr)}	Output capacitance, time related °	_	225	-	pF	V_{GS} =0V, V_{DS} =0V to 400V	
Qg	Total gate charge	_	14.6	-			
Qgs	Gate-source charge	_	3.1	-	nC V _{DS} =400V, V _{GS} =0V to 8V, I		
Qgd	Gate-drain charge	_	3.4	-			
t _{d(on)}	Turn-on delay	_	24	_			
tr	Rise time	_	7.5	_		V_{DS} =400V, V_{GS} =0V to 10V, I_D =18A, R_G =15 Ω (driver internal	
$T_{d(off)}$	Turn-off delay	_	55.5	-	ns	series resistance), Z_{FB} =300 Ω @100MHz (see Fig. 13)	
t _f	Fall time	_	5	-			
Reverse	Device Characteristics				1	1	
Is	Reverse current	_	_	16.5	A	V _{GS} =0V, T _C =100°C ≤50% Duty Cycle	
	D	_	2.0	_		V _{GS} =0V, I _S =17A, T _J =25°C	
V _{SD}	Reverse voltage ^a	_	1.5	_	V	V _{GS} =0V, I _S =8.5A, T _J =25°C	
t _{rr}	Reverse recovery time	_	35	_	ns	I _S =18A, V _{DD} =400V,	
Qrr	Reverse recovery charge	_	90	_	nC	di/dt=1000A/ms, Tj=25°C	


Dynamic value a.


b.

Equivalent capacitance to give same stored energy from OV to 400V Equivalent capacitance to give same charging time from OV to 400V c.









V_{DS}=10V, Parameter: T_J

150

175

8V

6V

4.5V


4V


3.5V

3V


2V

10





 $I_S=f(V_{SD})$, Parameter T_J








Figure 9. Safe Operating Area Tc=25°C (calculated based on thermal limit)




Figure 10. Safe Operating Area Tc=80°C (calculated based on thermal limit)





Figure 11. Transient Thermal Resistance





Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit *See app note AN0009 for methods to ensure clean switching




Figure 15. Test Circuit for Diode Characteristics




Figure 17. Test Circuit for Dynamic R_{DS(on)}






Figure 14. Switching Time Waveform










Mechanical

3 Lead TO-220 (PS) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source



-	N	ILLIMETER	S	INCHES		
SYMBOL	MINIMUM	NOMINAL	MAXIMUM	MINIMUM	NOMINAL	MAXIMUM
A	3.56	4.45	4.83	0.140	0.175	0.190
A1	0.51	1.27	1.40	0.020	0.050	0.055
A2	2.03	-	2.92	0.080	25 13	0.115
b	0.38	-	1.01	0.015	Ţ	0.040
b1	0.38	-	0.97	0.015	10 Tal. 10	0.038
b2	1.14	-	1.78	0.045	,	0.070
b3	1.14	1.27	1.73	0.045	0.050	0.068
C	0.36	-	0.61	0.014	-	0.024
c1	0.36	0.38	0.56	0.014	0.015	0.022
D	14.22	-	16.51	0.560	-	0.650
D1	8.38	8.64	9.02	0.330	0.340	0.355
D2	11.68	-	12.88	0.460	-	0.507
E	9.65	10.19	10.67	0.380	0.401	0.420
E1	6.86	-	8.89	0.270	-	0.350
E2	_	_	0.76	-	1210 1210	0.030
8		2.54 BSC		(0.100 BS	:
e1		5.08 BSC		(0.200 BSC	
H1	5.84	6.30	6.86	0.230	0.248	0.270
Ĺs	12.70	14.05	14.73	0.500	0.553	0.580
L1	2000	2000	6.35	-	-	0.250
øP	3.54	3.84	4.08	0.139	0.151	0.161
0	2.54	-	3.42	0.100	-	0.135

NOTES:

1. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 MM (0.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.

2. DIMENSIONS E2 & H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.

3. OUTLINE CONFORMS TO JEDEC TO-220AB.

Design Considerations

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

Application Notes

- AN0002: Characteristics of Transphorm GaN Power Switches
- AN0003: Printed Circuit Board Layout and Probing
- <u>AN0004</u>: Designing Hard-switched Bridges with GaN
- AN0008: Drain Voltage and Avalanche Ratings for GaN FETs
- AN0009: Recommended External Circuitry for GaN FETs

Evaluation Boards

• TDHBG2500P100-KIT: 2.5KW hard-switched half-bridge, buck or boost evaluation platform

Revision History

Version	Date	Change(s)	
10	11/14/2016	Add application note AN0009	
11	12/12/2016	Formatting Changes to p. 3, revision of dynamic measurement verbiage	