imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





TS2007

3 W filter-free Class D audio power amplifer with 6-12 dB fixed gain select

Features

- Operating range from V_{CC} = 2.4 V to 5.5 V
- Standby mode active low
- Output power: 1.4 W at 5 V or 0.45 W at 3.0 V into 8 Ω with 1% THD+N max.
- Output power: 2.3 W at 5 V or 0.75 W at 3.0 V into 4 Ω with 1% THD+N max.
- Fixed gain select: 6 dB or 12 dB
- Low current consumption
- Efficiency: 88% typ.
- Signal-to-noise ratio: 94 dB typ.
- PSRR: 63 dB typ at 217 Hz with 6 dB gain
- PWM base frequency: 280 kHz
- Low pop & click noise
- Thermal shutdown protection
- DFN8 3 x 3 mm package


Applications

- Cellular phones
- PDAs
- Notebook PCs

Description

The TS2007 is a class D power audio amplifier. Able to drive up to 1.4 W into an 8 Ω load at 5 V, it achieves outstanding efficiency compared to typical class AB audio power amplifiers.

This device allows switching between two different gains: 6 or 12dB via a logic signal on the GS pin. A pop & click reduction circuitry provides low on/off switching noise while allowing the device to start within 5 ms. A standby function (active low) allows lowering the current consumption down to 10 nA typ.



The TS2007 is available in DFN8 3 x 3 mm lead-free packages.

1	Abso	olute maximum ratings and operating conditions	3
2	Туріс	cal application	4
3	Elect	rical characteristics	6
	3.1	Electrical characteristic tables	6
	3.2	Electrical characteristic curves	. 12
4	Appl	ication information	. 22
	4.1	Differential configuration principle	. 22
	4.2	Gain settings	. 22
	4.3	Common-mode feedback loop limitations	. 22
	4.4	Low frequency response	. 22
	4.5	Decoupling of the circuit	. 23
	4.6	Wake-up time (t _{wu})	. 23
	4.7	Shutdown time	. 24
	4.8	Consumption in shutdown mode	. 24
	4.9	Single-ended input configuration	. 24
	4.10	Output filter considerations	. 25
5	Pack	age information	. 26
6	Orde	ring information	. 28
7	Revis	sion history	. 28

1 Absolute maximum ratings and operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	6	V
V _i	Input voltage ⁽²⁾	GND to V _{CC}	V
T _{oper}	Operating free air temperature range	-40 to + 85	°C
T _{stg}	Storage temperature	-65 to +150	°C
Тj	Maximum junction temperature	150	°C
R _{thja}	Thermal resistance junction to ambient ⁽³⁾	200	°C/W
Pd	Power dissipation	Internally limited ⁽⁴⁾	
ESD	HBM: human body model	2	kV
ESD	MM: machine model	200	V
Latch-up	Latch-up immunity	Class A	
	Lead temperature (soldering, 10 sec)	260	°C
RL	Minimum load resistor	3.2	Ω

Table 1. Absolute maximum ratings

1. All voltage values are measured with respect to the ground pin.

2. The magnitude of the input signal must never exceed V_{CC} + 0.3 V / GND - 0.3 V.

3. The device is protected in case of over temperature by a thermal shutdown active @ 150 $^\circ\text{C}.$

4. Exceeding the power derating curves during a long period will cause abnormal operation.

Table 2.Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	2.4 to 5.5	V
VI	Input voltage range	GND to V _{CC}	V
V _{ic}	Input common mode voltage ⁽¹⁾	GND+0.15 V to V _{CC} -0.7 V	V
V _{STBY}	Standby voltage input ⁽²⁾ Device ON Device OFF	$\begin{array}{llllllllllllllllllllllllllllllllllll$	V
GS	Gain select input: Gain =12dB Gain = 6dB	$\begin{array}{llllllllllllllllllllllllllllllllllll$	V
RL	Load resistor	≥ 4	Ω
R _{thja}	Thermal resistance junction to ambient ⁽⁴⁾	40	°C/W

1. I V_{oo} I \leq 35 mV max with both differential gains.

2. Without any signal on $V_{STBY},$ the device is in standby (internal 300 k Ω pull down resistor).

3. Minimum current consumption is obtained when $V_{STBY} = GND$.

4. When mounted on 4-layer PCB.



2 Typical application




Figure 1. Typical application schematics



Components	Functional description
C _S	Supply capacitor that provides power supply filtering.
C _{in}	Input coupling capacitors (optional) that block the DC voltage at the amplifier input terminal. The capacitors also form a high pass filter with Z_{in} ($F_{cl} = 1 / (2 \times Pi \times Z_{in} \times C_{in})$).



Table 4. F	able 4. Fill descriptions			
Pin number	Pin name	Pin description		
1	STBY	Standby pin (active low)		
2	GS	Gain select input		
3	IN+	Positive differential input		
4	IN-	Negative differential input		
5	OUT-	Negative differential output		
6	VCC	Power supply		
7	GND	Ground		
8	OUT+	Positive differential output		

Table 4.Pin descriptions



3 Electrical characteristics

3.1 Electrical characteristic tables

Table 5. V_{CC} = +5 V, GND = 0 V, V_{ic} =2.5 V, T_{amb} = 25 °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc	Supply current No input signal, no load		2.3	3.3	mA
I _{CC-STBY}	Standby current ⁽¹⁾ No input signal, V _{STBY} = GND		10	1000	nA
V _{oo}	Output offset voltage Floating inputs, $R_L = 8\Omega$			25	mV
Po	Output power THD = 1% max, f = 1 kHz, $R_L = 4 \Omega$ THD = 1% max, f = 1 kHz, $R_L = 8 \Omega$ THD = 10% max, f = 1 kHz, $R_L = 4 \Omega$ THD = 10% max, f = 1 kHz, $R_L = 8 \Omega$		2.3 1.4 2.8 1.7		W
THD + N	Total harmonic distortion + noise $P_{o} = 1W_{RMS}$, G = 6 dB, f =1 kHz, $R_{L} = 8 \Omega$		0.4		%
Efficiency	Efficiency $P_o = 2.1 W_{RMS}$, $R_L = 4 \Omega$ (with LC output filter) $P_o = 1.3 W_{RMS}$, $R_L = 8 \Omega$ (with LC output filter)		84 90		%
PSRR	Power supply rejection ratio with inputs grounded, $C_{in}=1\mu F^{(2)}$ f = 217 Hz, $R_L = 8 \Omega$, Gain=6 dB, $V_{ripple} = 200 mV_{pp}$ f = 217 Hz, $R_L = 8 \Omega$, Gain=12 dB, $V_{ripple} = 200 mV_{pp}$		63 60		dB
CMRR	Common mode rejection ratio 20 Hz < f < 20 kHz		60		dB
Gain	Gain value $G_S = 0 V$ $G_S = V_{CC}$	11.5 5.5	12 6	12.5 6.5	dB
Z _{in}	Single input impedance ⁽³⁾	68	75	82	kΩ
F _{PWM}	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting) Po=1.5 W, R _L =4 Ω (with LC output filter)		94		dB
t _{WU}	Wake-up time		5	10	ms



Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{STBY}	Standby time		5		ms
V _N	Output voltage noise f = 20 Hz to 20 kHz, $R_L=4 \Omega$ Unweighted (Filterless, G=6 dB) A-weighted (Filterless, G=6 dB) Unweighted (with LC output filter, G=6 dB) A-weighted (with LC output filter, G=6 dB) Unweighted (Filterless, G=12 dB) A-weighted (Filterless, G=12 dB) Unweighted (with LC output filter, G=12 dB) A-weighted (with LC output filter, G=12 dB)		74 50 69 49 94 65 86 64		μV _{RMS}

Table 5. $V_{CC} = +5 V$, GND = 0 V, $V_{ic}=2.5 V$, $T_{amb} = 25 °C$ (unless otherwise specified) (continued)

1. Standby mode is active when $V_{\mbox{\scriptsize STBY}}$ is tied to GND.

2. Dynamic measurements - $20^{\text{log}(\text{rms}(V_{\text{out}})/\text{rms}(V_{\text{ripple}}))}$. V_{ripple} is the superimposed sinus signal to V_{CC} @ f = 217Hz.



Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current No input signal, no load		2.1	3	mA
I _{CC-STBY}	Standby current ⁽²⁾ No input signal, V _{STBY} = GND		10	1000	nA
V _{oo}	Output offset voltage Floating inputs, $R_L = 8 \Omega$			25	mV
Po	Output power THD = 1% max, f = 1 kHz, $R_L = 4 \Omega$ THD = 1% max, f = 1 kHz, $R_L = 8 \Omega$ THD = 10% max, f = 1 kHz, $R_L = 4 \Omega$ THD = 10% max, f = 1 kHz, $R_L = 8 \Omega$		1.6 0.95 1.95 1.1		W
THD + N	Total harmonic distortion + noise $P_0 = 800 \text{ mW}_{RMS}$, G = 6 dB, f =1 kHz, R _L = 8 Ω		0.45		%
Efficiency	Efficiency $P_o = 1.5 W_{RMS}$, $R_L = 4 \Omega$ (with LC output filter) $P_o = 0.95 W_{RMS}$, $R_L = 8 \Omega$ (with LC output filter)		85 90		%
PSRR	Power supply rejection ratio with inputs grounded, $C_{in} = 1 \ \mu F^{(3)}$ f = 217 Hz, $R_L = 8 \ \Omega$, Gain = 6 dB, $V_{ripple} = 200 \ mV_{pp}$ f = 217 Hz, $R_L = 8 \ \Omega$, Gain = 12 dB, $V_{ripple} = 200 \ mV_{pp}$		63 60		dB
CMRR	Common mode rejection ratio 20 Hz < f < 20 kHz		60		dB
Gain	$ Gain value \\ G_S = 0 V \\ G_S = V_{CC} $	11.5 5.5	12 6	12.5 6.5	dB
Z _{in}	Single input impedance ⁽⁴⁾	68	75	82	kΩ
F _{PWM}	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting) Po=1.2 W, R_L =4 Ω (with LC output filter)		93		dB
t _{WU}	Wake-up time		5	10	ms
t _{STBY}	Standby time		5		ms
V _N	Output voltage noise f = 20 Hz to 20 kHz, $R_L=4 \Omega$ Unweighted (Filterless, G=6 dB) A-weighted (Filterless, G=6 dB) Unweighted (with LC output filter, G=6 dB) A-weighted (with LC output filter, G=6 dB) Unweighted (Filterless, G=12 dB) A-weighted (Filterless, G=12 dB) Unweighted (with LC output filter, G=12 dB) A-weighted (with LC output filter, G=12 dB)		72 50 68 49 93 65 85 64		μV _{RMS}

Table 6.	V_{CC} = +4.2 V, GND = 0 V, V_{ic} =2.1 V, T_{amb} = 25 °C (unless otherwise specified) ⁽	1)
Table 0.	$v_{CC} = \pm \pm 2$ v, $u_{RD} = 0$ v, $v_{RC} = 2 \cdot 1$ v, $t_{amb} = 25$ C (unless otherwise specificul)	

1. All electrical values are guaranteed with correlation measurements at 2.4 V and 5 V.

2. Standby mode is active when $V_{\mbox{\scriptsize STBY}}$ is tied to GND.

3. Dynamic measurements - $20^{\text{log}(\text{rms}(V_{\text{out}})/\text{rms}(V_{\text{ripple}}))}$. V_{ripple} is the superimposed sinus signal to V_{CC} @ f = 217 Hz.

4. Independent of Gain configuration (6 or 12 dB) and between IN+ or IN- and GND.



Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current No input signal, no load		2	2.8	mA
I _{CC-STBY}	Standby current ⁽²⁾ No input signal, V _{STBY} = GND		10	1000	nA
V _{oo}	Output offset voltage Floating inputs, $R_L = 8 \Omega$			25	mV
Po	Output power THD+N = 1% max, f = 1 kHz, R _L = 4 Ω THD+N = 1% max, f = 1 kHz, R _L = 8 Ω THD = 10% max, f = 1 kHz, R _L = 4 Ω THD = 10% max, f = 1 kHz, R _L = 8 Ω		1.1 0.65 1.4 0.85		w
THD + N	Total harmonic distortion + noise $P_0 = 500 \text{ mW}_{RMS}$, G = 6 dB, f = 1 kHz, R _L = 8 Ω		0.3		%
Efficiency	Efficiency $P_o = 1.1 W_{RMS}$, $R_L = 4 \Omega$ (with LC output filter) $P_o = 0.65 W_{RMS}$, $R_L = 8 \Omega$ (with LC output filter)		84 90		%
PSRR	Power supply rejection ratio with inputs grounded, C_{in} =1 μ F ⁽³⁾ f = 217 Hz, R_L = 8 Ω , Gain = 6 dB, V_{ripple} = 200 m V_{pp} f = 217 Hz, R_L = 8 Ω , Gain = 12 dB, V_{ripple} = 200 m V_{pp}		63 60		dB
CMRR	Common mode rejection ratio 20 Hz < f < 20 kHz		60		dB
Gain		11.5 5.5	12 6	12.5 6.5	dB
Z _{in}	Single input impedance (4)	68	75	82	kΩ
F _{PWM}	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting) Po = 0.9 W, $R_L = 4 \Omega$ (with LC output filter)		92		dB
t _{WU}	Wake-up time		5	10	ms
t _{STBY}	Standby time		5		ms
V _N	Output voltage noise f = 20 Hz to 20 kHz, $R_L=4 \Omega$ Unweighted (Filterless, G=6 dB) A-weighted (Filterless, G=6 dB) Unweighted (with LC output filter, G=6 dB) A-weighted (with LC output filter, G=6 dB) Unweighted (Filterless, G=12 dB) A-weighted (Filterless, G=12 dB) Unweighted (with LC output filter, G=12 dB) A-weighted (with LC output filter, G=12 dB)		72 50 68 49 93 65 85 64		μV _{RMS}

Table 7.	V _{CC} = +3.6 V, GND = 0 V, V _{ic} =1.8 V, T _{amb}	_b = 25 °C (unless otherwise specified) ⁽¹⁾
----------	---	--

1. All electrical values are guaranteed with correlation measurements at 2.4 V and 5 V.

2. Standby mode is active when $V_{\mbox{\scriptsize STBY}}$ is tied to GND.

3. Dynamic measurements - $20*\log(rms(V_{out})/rms(V_{ripple}))$. V_{ripple} is the superimposed sinus signal to V_{CC} @ f = 217 Hz.



Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current No input signal, no load		1.9	2.7	mA
I _{CC-STBY}	Standby current ⁽²⁾ No input signal, V _{STBY} = GND		10	1000	nA
V _{oo}	Output offset voltage Floating inputs, $R_L = 8 \Omega$			25	mV
Po	Output power THD+N = 1% Max, f = 1 kHz, $R_L = 4 \Omega$ THD+N = 1% Max, f = 1 kHz, $R_L = 8 \Omega$ THD = 10% Max, f = 1 kHz, $R_L = 4 \Omega$ THD = 10% Max, f = 1 kHz, $R_L = 8 \Omega$		0.75 0.45 1 0.6		w
THD + N	Total harmonic distortion + noise $P_o = 400 \text{ mW}_{RMS}$, G = 6 dB, f = 1 kHz, R _L = 8 Ω		0.5		%
Efficiency	Efficiency $P_o = 0.75 W_{RMS}$, $R_L = 4 \Omega$ (with LC output filter) $P_o = 0.45 W_{RMS}$, $R_L = 8 \Omega$ (with LC output filter)		83 90		%
PSRR	Power supply rejection ratio with inputs grounded, $C_{in} = 1 \ \mu F^{(3)}$ f = 217 Hz, $R_L = 8 \ \Omega$, Gain=6 dB, $V_{ripple} = 200 \ mV_{pp}$ f = 217 Hz, $R_L = 8 \ \Omega$, Gain=12 dB, $V_{ripple} = 200 \ mV_{pp}$		63 60		dB
CMRR	Common mode rejection ratio 20 Hz < f < 20 kHz		60		dB
Gain	$ Gain value \\ G_S = 0 V \\ G_S = V_{CC} $	11.5 5.5	12 6	12.5 6.5	dB
Z _{in}	Single input impedance (4)	68	75	82	kΩ
F _{PWM}	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting) Po = 0.6 W, R_L = 4 Ω (with LC output filter)		90		dB
t _{WU}	Wake-up time		5	10	ms
t _{STBY}	Standby time		5		ms
V _N	Output voltage noise f = 20 Hz to 20 kHz, $R_L=4 \Omega$ Unweighted (Filterless, G=6 dB) A-weighted (Filterless, G=6 dB) Unweighted (with LC output filter, G=6 dB) A-weighted (with LC output filter, G=6 dB) Unweighted (Filterless, G=12 dB) A-weighted (Filterless, G=12 dB) Unweighted (with LC output filter, G=12 dB) A-weighted (with LC output filter, G=12 dB)		71 50 67 49 92 65 85 64		μV _{RMS}

Table 8.	$V_{CC} = +3.0$ V. GND = 0 V. $V_{ic} = 1.5$ V. T_{cm}	_b = 25 °C (unless otherwise specified) ⁽¹⁾
	$v_{CC} = +0.0 v$, $u_{C} = 0 v$, $v_{C} = 1.0 v$, r_{am}	h = 25 0 (unices otherwise specifica)

1. All electrical values are guaranteed with correlation measurements at 2.4 V and 5 V.

2. Standby mode is active when $V_{\mbox{STBY}}$ is tied to GND.

3. Dynamic measurements - $20*\log(rms(V_{out})/rms(V_{ripple}))$. V_{ripple} is the superimposed sinus signal to V_{CC} @ f = 217 Hz.



Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current No input signal, no load		1.7	2.4	mA
I _{CC-STBY}	Standby current ⁽¹⁾ No input signal, V _{STBY} = GND		10	1000	nA
V _{oo}	Output offset voltage Floating inputs, $R_L = 8 \Omega$			25	mV
Po	Output power THD+N = 1% Max, f = 1 kHz, $R_L = 4 \Omega$ THD+N = 1% Max, f = 1 kHz, $R_L = 8 \Omega$ THD = 10% Max, f = 1 kHz, $R_L = 4 \Omega$ THD = 10% Max, f = 1 kHz, $R_L = 8 \Omega$		0.48 0.3 0.6 0.36		w
THD + N	Total harmonic distortion + noise $P_0 = 200 \text{ mW}_{RMS}$, G = 6 dB, f = 1 kHz, R _L = 8 Ω		0.1		%
Efficiency	Efficiency $P_o = 0.38 W_{RMS}$, $R_L = 4 \Omega$ (with LC output filter) $P_o = 0.25 W_{RMS}$, $R_L = 8 \Omega$ (with LC output filter)		82 90		%
PSRR	Power supply rejection ratio with inputs grounded, $C_{in} = 1 \ \mu F^{(2)}$ f = 217 Hz, $R_L = 8 \ \Omega$, Gain=6 dB, $V_{ripple} = 200 \ mV_{pp}$ f = 217 Hz, $R_L = 8 \ \Omega$, Gain=12 dB, $V_{ripple} = 200 \ mV_{pp}$		63 60		dB
CMRR	Common mode rejection ratio 20 Hz < f < 20 kHz		60		dB
Gain		11.5 5.5	12 6	12.5 6.5	dB
Z _{in}	Single input impedance ⁽³⁾	68	75	82	kΩ
F _{PWM}	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting) Po=0.4 W, R _L =4 Ω (with LC output filter)		88		dB
t _{WU}	Wake-up time		5	10	ms
t _{STBY}	Standby time		5		ms
V _N	Output voltage noise f = 20 Hz to 20 kHz, $R_L = 4 \Omega$ Unweighted (filterless, G=6 dB) A-weighted (filterless, G=6 dB) Unweighted (with LC output filter, G=6 dB) A-weighted (with LC output filter, G=6 dB) Unweighted (filterless, G=12 dB) A-weighted (filterless, G=12 dB) Unweighted (with LC output filter, G=12 dB) A-weighted (with LC output filter, G=12 dB)		70 50 66 49 91 65 84 64		μV _{RMS}

Table 9.	V _{CC} = +2.4 V, GND = 0 V, V _{ic} =1.2 V, T _{amb} = 25 °C (unless otherwise specified)
----------	--

1. Standby mode is active when $V_{\mbox{\scriptsize STBY}}$ is tied to GND.

2. Dynamic measurements - $20^{\text{kloc}}(\text{rms}(V_{\text{out}})/\text{rms}(V_{\text{ripple}}))$. V_{ripple} is the superimposed sinus signal to V_{CC} @ f = 217 Hz.



3.2 Electrical characteristic curves

The graphs shown in this section use the following abbreviations:

- R_L+ 15 μ H or 30 μ H = pure resistor + very low series resistance inductor
- Filter = LC output filter (1 μ F+30 μ H for 4 Ω and 0.5 μ F+60 μ H for 8 Ω)

All measurements are done with $C_{S1}=1 \ \mu F$ and $C_{S2}=100 \ nF$ (see *Figure 2*, except for the PSRR where C_{S1} is removed (see *Figure 3*).







Figure 3. Test diagram for PSRR measurements






Description	Figure
Current consumption vs. power supply voltage	Figure 4
Current consumption vs. standby voltage	Figure 5
Efficiency vs. output power	Figure 6 - Figure 9
Output power vs. power supply voltage	Figure 10, Figure 11
PSRR vs. common mode input voltage	Figure 12
PSRR vs. frequency	Figure 13 - Figure 17
CMRR vs. common mode input voltage	Figure 18
CMRR vs. frequency	Figure 19 - Figure 23
Gain vs. frequency	Figure 24, Figure 25
THD+N vs. output power	Figure 26 - Figure 33
THD+N vs. frequency	Figure 34 - Figure 45
Power derating curves	Figure 46
Startup and shutdown time	Figure 47 - Figure 49

Table 10. Index of graphics




Figure 4. Current consumption vs. power supply voltage





Efficiency vs. output power










Figure 9. Efficiency vs. output power





ly Figure 11. Output power vs. power supply voltage




Figure 12. PSRR vs. common mode input voltage









Figure 13. PSRR vs. frequency






Figure 18. CMRR vs. common mode input voltage






Figure 21. CMRR vs. frequency






Figure 19. CMRR vs. frequency


TS2007





Vcc=5V















Figure 33. THD+N vs. output power











Figure 34. THD+N vs. frequency



Figure 36. THD+N vs. frequency












Figure 39. THD+N vs. frequency
































Figure 48. Startup and shutdown phase V_{CC} =5 V, G=6 dB, C_{in}=1 µF, $V_{in}=1 V_{pp}$, F=10 kHz

Figure 49. Startup and shutdown phase $V_{CC}{=}5$ V, G=12 dB, C_{in}{=}1 \ \mu\text{F}, $V_{in}=1 V_{pp}$, F=10 kHz

2 Vo1	2 Vo1
Standby	Standby Image: Standby in the second seco
2 .5 ms 10.0 V 1 .5 ms 5.0 V 3 .5 ms 10.0 V 1 .5 ms 2.00 V AUTO	2 .5 ms 10.0 V 1 .5 ms 5.0 V 3 .5 ms 10.0 V 1 .5 ms 2.00 V AUTO



4 Application information

4.1 Differential configuration principle

The TS2007 is a monolithic fully-differential input/output class D power amplifier. The TS2007 also includes a common-mode feedback loop that controls the output bias value to average it at $V_{CC}/2$ for any DC common-mode input voltage. This allows the device to always have a maximum output voltage swing, and by consequence, maximize the output power. Moreover, as the load is connected differentially compared to a single-ended topology, the output is four times higher for the same power supply voltage.

The **advantages** of a full-differential amplifier are:

- High PSRR (power supply rejection ratio)
- High common-mode noise rejection
- Virtually zero pop without additional circuitry, giving a faster startup time compared to conventional single-ended input amplifiers
- Easier interfacing with differential output audio DAC
- No input coupling capacitors required thanks to common-mode feedback loop

4.2 Gain settings

In the flat region of the frequency-response curve (no input coupling capacitor or internal feedback loop + load effect), the differential gain can be set to either 6 or 12 dB depending on the logic level of the GS pin:

GS	Gain (dB)	Gain (V/V)
1	6 dB	2
0	12 dB	4

Note:

e: Between the GS pin and V_{CC} there is an internal 300 k Ω resistor. When the pin is floating the gain is 6 dB.

4.3 Common-mode feedback loop limitations

As explained previously, the common-mode feedback loop allows the output DC bias voltage to be averaged at $V_{CC}/2$ for any DC common-mode bias input voltage.

Due to the V_{ic} limitation of the input stage (see *Table 2: Operating conditions on page 3*), the common-mode feedback loop can fulfill its role only within the defined range.

4.4 Low frequency response

If a low frequency bandwidth limitation is required, it is possible to use input coupling capacitors. In the low frequency region, the input coupling capacitor C_{in} starts to have an effect. C_{in} forms, with the input impedance Z_{in} , a first order high-pass filter with a -3 dB cutoff frequency (see *Table 5* to *Table 9*).



$$F_{CL} = \frac{1}{2 \cdot \pi \cdot Z_{in} \cdot C_{in}}$$

So, for a desired cutoff frequency F_{CL} we can calculate C_{in}:

$$C_{in} = \frac{1}{2 \cdot \pi \cdot Z_{in} \cdot F_{CL}}$$

with F_{CL} in Hz, Z_{in} in Ω and C_{in} in F.

The input impedance Z_{in} is for the whole power supply voltage range, typically 75 k Ω . There is also a tolerance around the typical value (see *Table 5* to *Table 9*). With regard to the tolerance, you can also calculate tolerance of F_{CL} :

- $F_{CLmax} = 1.103 \cdot F_{CL}$
- $F_{CLmin} = 0.915 \cdot F_{CL}$

4.5 Decoupling of the circuit

A power supply capacitor, referred to as C_{S.} is needed to correctly bypass the TS2007.

The TS2007 has a typical switching frequency of 280 kHz and output fall and rise time of about 5 ns. Due to these very fast transients, careful decoupling is mandatory.

A 1 μ F ceramic capacitor is enough, but it must be located very close to the TS2007 in order to avoid any extra parasitic inductance created by a long track wire. Parasitic loop inductance, in relation with di/dt, introduces overvoltage that decreases the global efficiency of the device and may cause, if this parasitic inductance is too high, a TS2007 breakdown.

In addition, even if a ceramic capacitor has an adequate high frequency ESR value, its current capability is also important. A 0603 size is a good compromise, particularly when a 4 Ω load is used.

Another important parameter is the rated voltage of the capacitor. A 1µF/6.3V capacitor used at 5 V, loses about 50% of its value. With a power supply voltage of 5 V, the decoupling value, instead of 1 µF, could be reduced to 0.5 µF. As C_S has particular influence on the THD+N in the medium to high frequency region, this capacitor variation becomes decisive. In addition, less decoupling means higher overshoots which can be problematic if they reach the power supply AMR value (6 V).

4.6 Wake-up time (t_{wu})

When the standby is released to set the device ON, there is a wait of 5 ms typically. The TS2007 has an internal digital delay that mutes the outputs and releases them after this time in order to avoid any pop noise.



Note: The gain increases smoothly (see Figure 49) from the mute to the gain selected by the GS pin (Section 4.2).

4.7 Shutdown time

When the standby command is set, the time required to put the two output stages into high impedance and to put the internal circuitry in shutdown mode, is typically 5 ms. This time is used to decrease the gain and avoid any pop noise during shutdown.

Note: The gain decreases smoothly until the outputs are muted (see Figure 49).

4.8 Consumption in shutdown mode

Between the shutdown pin and GND there is an internal 300 k Ω resistor. This resistor forces the TS2007 to be in shutdown when the shutdown input is left floating.


However, this resistor also introduces additional shutdown power consumption if the shutdown pin voltage is not 0 V.

Referring to *Table 2: Operating conditions on page 3*, with a 0.4 V shutdown voltage pin for example, you must add $0.4V/300k = 1.3 \ \mu\text{A}$ in typical ($0.4V/273 \ \text{k} = 1.46 \ \mu\text{A}$ in maximum) to the shutdown current specified in *Table 5* to *Table 9*.

4.9 Single-ended input configuration

It is possible to use the TS2007 in a single-ended input configuration. However, input coupling capacitors are needed in this configuration. The following schematic diagram shows a typical single-ended input application.







4.10 Output filter considerations


The TS2007 is designed to operate without an output filter. However, due to very sharp transients on the TS2007 output, EMI radiated emissions may cause some standard compliance issues.

These EMI standard compliance issues can appear if the distance between the TS2007 outputs and loudspeaker terminal are long (typically more than 50 mm, or 100 mm in both directions, to the speaker terminals). As the PCB layout and internal equipment device are different for each configuration, it is difficult to provide a one-size-fits-all solution.

However, to decrease the probability of EMI issues, there are several simple rules to follow:

- Reduce, as much as possible, the distance between the TS2007 output pins and the speaker terminals.
- Use a ground plane for "shielding" sensitive wires.
- Place, as close as possible to the TS2007 and in-series with each output, a ferrite bead with a rated current of minimum 2.5 A and impedance greater than 50 Ω at frequencies above 30 MHz. If, after testing, these ferrite beads are not necessary, replace them by a short-circuit.
- Allow extra footprint to place, if necessary, a capacitor to short perturbations to ground (see *Figure 51*).

Figure 51. Ferrite chip bead placement



In the case where the distance between the TS2007 output and the speaker terminals is too long, it is possible to have low frequency EMI issues due to the fact that the typical operating frequency is 280 kHz. In this configuration, it is necessary to use the output filter represented in *Figure 1 on page 4* as close as possible to the TS2007.

