



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





TS4621B

High-performance class-G stereo headphone amplifier with I²C volume control

Features

- Power supply range: 2.3 V to 4.8 V
- 0.6 mA/channel quiescent current
- 2.1 mA current consumption with 100 μ W/channel (10 dB crest factor)
- 0.006% typical THD+N at 1 kHz
- 100 dB typical PSRR at 217 Hz
- 100 dB of SNR A-weighted at G = 0 dB
- Zero pop and click
- I²C interface for volume control
- Digital volume control range from -60 dB to +4 dB
- Independent right and left channel shutdown control
- Integrated high-efficiency step-down converter
- Low software standby current: 5 μ A max
- Output-coupling capacitors removed
- Thermal shutdown
- Flip-chip package: 1.65 mm x 1.65 mm, 400 μ m pitch, 16 bumps


Applications

- Cellular phones, smart phones
- Mobile internet devices
- PMP/MP3 players

Description

The TS4621B is a class-G stereo headphone driver dedicated to high audio performance, high power efficiency and space-constrained applications.

It is based on the core technology of a low power dissipation amplifier combined with a high-efficiency step-down DC/DC converter for supplying this amplifier.



When powered by a battery, the internal step-down DC/DC converter generates the appropriate voltage to the amplifier depending on the amplitude of the audio signal to supply the headsets. It achieves a total 2.1 mA current consumption at 100 μ W output power (10 dB crest factor).

THD+N is 0.02 % maximum at 1 kHz and PSRR is 100 dB at 217 Hz, which ensures a high audio quality of the device in a wide range of environments.

The traditionally bulky output coupling capacitors can be removed.

A dedicated common-mode sense pin removes parasitic ground noise.

The TS4621B is designed to be used with an output serial resistor. It ensures unconditional stability over a wide range of capacitive loads.

The TS4621B is packaged in a tiny 16-bump flip-chip package with a pitch of 400 μ m.

Contents

- 1 Absolute maximum ratings and operating conditions 6**
- 2 Typical application schematics 8**
- 3 Electrical characteristics 10**
- 4 Application information 25**
 - 4.1 I²C bus interface 25
 - 4.1.1 I²C bus operation 25
 - 4.1.2 Control register CR1 - address 1 27
 - 4.1.3 Control register CR2 - address 2 29
 - 4.1.4 Control register CR3 - address 3 29
 - 4.1.5 Summary of output impedance 30
 - 4.2 Wake-up and standby time definition 30
 - 4.3 Overview of the class-G, 2-level headphone amplifier 31
 - 4.4 External component selection 33
 - 4.4.1 Step-down inductor selection (L1) 33
 - 4.4.2 Step-down output capacitor selection (Ct) 33
 - 4.4.3 Full capacitive inverter capacitors selection (C12 and C_{ss}) 34
 - 4.4.4 Power supply decoupling capacitor selection (C_s) 34
 - 4.4.5 Input coupling capacitor selection (C_{in}) 34
 - 4.4.6 Low-pass output filter (R_{out} and C_{out}) and IEC 61000-4-2 ESD protection 35
 - 4.4.7 Integrated input low-pass filter 36
 - 4.5 Single-ended input configuration 36
 - 4.5.1 Layout recommendations for single-ended operation 38
 - 4.6 Startup phase 40
 - 4.6.1 Auto zero technology 40
 - 4.6.2 Input impedance 40
 - 4.7 Layout recommendations 40
 - 4.7.1 Common mode sense layout 41
 - 4.8 Demonstration board 42
- 5 Package information 44**

6 **Ordering information** 46

7 **Revision history** 47

List of figures

Figure 1.	Typical application schematics for the TS4621B	8
Figure 2.	SCL and SDA timing diagram	12
Figure 3.	Start and stop condition timing diagram	12
Figure 4.	Current consumption vs. power supply voltage	13
Figure 5.	Standby current consumption vs. power supply voltage	13
Figure 6.	Maximum output power vs. loadin-phase	13
Figure 7.	Maximum output power vs. loadout-of-phase	13
Figure 8.	Maximum output power vs. power supply voltage, $R_L = 16 \Omega$	13
Figure 9.	Maximum output power vs. power supply voltage, $R_L = 32 \Omega$	13
Figure 10.	Maximum output power vs. power supply voltage, $R_L = 47 \Omega$	14
Figure 11.	Maximum output voltage vs. power supply voltage, in-phase	14
Figure 12.	Maximum output voltage vs. power supply voltage, out-of-phase	14
Figure 13.	Current consumption vs. total output power, $R_L = 16 \Omega$	14
Figure 14.	Current consumption vs. total output power, $R_L = 32 \Omega$	14
Figure 15.	Current consumption vs. total output power, $R_L = 47 \Omega$	14
Figure 16.	Current consumption vs. total output power	15
Figure 17.	Power dissipation vs. total output power	15
Figure 18.	Output impedance vs. frequency in HiZ mode	15
Figure 19.	Differential input impedance vs. gain	15
Figure 20.	THD+N vs. output power $R_L = 16 \Omega$, in-phase, $V_{CC} = 2.5 V$	15
Figure 21.	THD+N vs. output power $R_L = 16 \Omega$, out-of-phase, $V_{CC} = 2.5 V$	15
Figure 22.	THD+N vs. output power $R_L = 16 \Omega$, in-phase, $V_{CC} = 3.6 V$	16
Figure 23.	THD+N vs. output power $R_L = 16 \Omega$, out-of-phase, $V_{CC} = 3.6 V$	16
Figure 24.	THD+N vs. output power $R_L = 16 \Omega$, in-phase, $V_{CC} = 4.8 V$	16
Figure 25.	THD+N vs. output power $R_L = 16 \Omega$, out-of-phase, $V_{CC} = 4.8 V$	16
Figure 26.	THD+N vs. output power $R_L = 32 \Omega$, in-phase, $V_{CC} = 2.5 V$	16
Figure 27.	THD+N vs. output power $R_L = 32 \Omega$, out-of-phase, $V_{CC} = 2.5 V$	16
Figure 28.	THD+N vs. output power $R_L = 32 \Omega$, in-phase, $V_{CC} = 3.6 V$	17
Figure 29.	THD+N vs. output power $R_L = 32 \Omega$, out-of-phase, $V_{CC} = 3.6 V$	17
Figure 30.	THD+N vs. output power $R_L = 32 \Omega$, in-phase, $V_{CC} = 4.8 V$	17
Figure 31.	THD+N vs. output power $R_L = 32 \Omega$, out-of-phase, $V_{CC} = 4.8 V$	17
Figure 32.	THD+N vs. output power $R_L = 47 \Omega$, in-phase, $V_{CC} = 2.5 V$	17
Figure 33.	THD+N vs. output power $R_L = 47 \Omega$, out-of-phase, $V_{CC} = 2.5 V$	17
Figure 34.	THD+N vs. output power $R_L = 47 \Omega$, in-phase, $V_{CC} = 3.6 V$	18
Figure 35.	THD+N vs. output power $R_L = 47 \Omega$, out-of-phase, $V_{CC} = 3.6 V$	18
Figure 36.	THD+N vs. output power $R_L = 47 \Omega$, in-phase, $V_{CC} = 4.8 V$	18
Figure 37.	THD+N vs. output power $R_L = 47 \Omega$, out-of-phase, $V_{CC} = 4.8 V$	18
Figure 38.	THD+N vs. frequency $R_L = 16 \Omega$, in-phase, $V_{CC} = 2.5 V$	18
Figure 39.	THD+N vs. frequency $R_L = 16 \Omega$, out-of-phase, $V_{CC} = 2.5 V$	18
Figure 40.	THD+N vs. frequency $R_L = 16 \Omega$, in-phase, $V_{CC} = 3.6 V$	19
Figure 41.	THD+N vs. frequency $R_L = 16 \Omega$, out-of-phase, $V_{CC} = 3.6 V$	19
Figure 42.	THD+N vs. frequency $R_L = 16 \Omega$, in-phase, $V_{CC} = 4.8 V$	19
Figure 43.	THD+N vs. frequency $R_L = 16 \Omega$, out-of-phase, $V_{CC} = 4.8 V$	19
Figure 44.	THD+N vs. frequency $R_L = 32 \Omega$, in-phase, $V_{CC} = 2.5 V$	19
Figure 45.	THD+N vs. frequency $R_L = 32 \Omega$, out-of-phase, $V_{CC} = 2.5 V$	19
Figure 46.	THD+N vs. frequency $R_L = 32 \Omega$, in-phase, $V_{CC} = 3.6 V$	20
Figure 47.	THD+N vs. frequency $R_L = 32 \Omega$, out-of-phase, $V_{CC} = 3.6 V$	20
Figure 48.	THD+N vs. frequency $R_L = 32 \Omega$, in-phase, $V_{CC} = 4.8 V$	20

Figure 49. THD+N vs. frequency RL = 32 Ω, out-of-phase, V_{CC} = 4.8 V 20

Figure 50. THD+N vs. frequency RL = 47 Ω, in-phase, V_{CC} = 2.5 V 20

Figure 51. THD+N vs. frequency RL = 47 Ω, out-of-phase, V_{CC} = 2.5 V 20

Figure 52. THD+N vs. frequency RL = 47 Ω, in-phase, V_{CC} = 3.6 V 21

Figure 53. THD+N vs. frequency RL = 47 Ω, out-of-phase, V_{CC} = 3.6 V 21

Figure 54. THD+N vs. frequency RL = 47 Ω, in-phase, V_{CC} = 4.8 V 21

Figure 55. THD+N vs. frequency RL = 47 Ω, out-of-phase, V_{CC} = 4.8 V 21

Figure 56. THD+N vs. frequency RL = 10 kΩ 21

Figure 57. THD+N vs. frequency RL = 600 Ω 21

Figure 58. THD+N vs. output voltage RL = 10 kΩ 22

Figure 59. THD+N vs. output voltage RL = 600 Ω 22

Figure 60. THD+N vs. input voltage, HiZ left and right 22

Figure 61. CMRR vs. frequency 22

Figure 62. PSRR vs. frequency V_{CC} = 2.5 V 22

Figure 63. PSRR vs. frequency V_{CC} = 3.6 V 22

Figure 64. PSRR vs. frequency V_{CC} = 4.8 V 23

Figure 65. Output signal spectrum 23

Figure 66. Crosstalk vs. frequency RL = 16 Ω 23

Figure 67. Crosstalk vs. frequency RL = 32 Ω 23

Figure 68. Crosstalk vs. frequency RL = 47 Ω 23

Figure 69. Crosstalk vs. frequency RL = 10 kΩ 23

Figure 70. Wake-up time 24

Figure 71. Shutdown time 24

Figure 72. I²C write operations 26

Figure 73. I²C read operations1 27

Figure 74. Flowchart for short-circuit detection 27

Figure 75. TS4621B architecture 31

Figure 76. Efficiency comparison 32

Figure 77. Class-G operating with a music sample 32

Figure 78. Typical application schematic with IEC 61000-4-2 ESD protection 36

Figure 79. Single-ended input configuration1 37

Figure 80. Single-ended input configuration 2 37

Figure 81. Incorrect ground connection for single-ended option 38

Figure 82. Correct ground connection for single-ended option 39

Figure 83. Common mode sense layout example 41

Figure 84. Demonstration board schematic 42

Figure 85. Copper layers 43

Figure 86. Copper layer and overlay layers 43

Figure 87. TS4621B footprint recommendation 44

Figure 88. Pinout 44

Figure 89. Marking (top view) 45

Figure 90. Flip-chip - 16 bumps 45

Figure 91. Device orientation in tape pocket 45

1 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage ⁽¹⁾ during 1ms.	5.5	V
V_{in+}, V_{in-}	Input voltage referred to ground	+/- 1.2	V
T_{stg}	Storage temperature	-65 to +150	°C
T_j	Maximum junction temperature ⁽²⁾	150	°C
R_{thja}	Thermal resistance junction to ambient ⁽³⁾	200	°C/W
P_d	Power dissipation	Internally limited ⁽⁴⁾	
ESD	Human body model (HBM) ⁽⁵⁾ All pins VOU _{TR} , VOU _{TL} vs. AGND	2 4	kV
	Machine model (MM), min. value ⁽⁶⁾	100	V
	Charge device model (CDM) All pins VOU _{TR} , VOU _{TL}	500 750	V
	IEC61000-4-2 level 4, contact ⁽⁷⁾ IEC61000-4-2 level 4, air discharge ⁽⁷⁾	+/- 8 +/- 15	kV
	Lead temperature (soldering, 10 sec)	260	°C

1. All voltage values are measured with respect to the ground pin.
2. Thermal shutdown is activated when maximum junction temperature is reached.
3. The device is protected from over-temperature by a thermal shutdown mechanism, active at 150° C.
4. Exceeding the power derating curves for long periods may provoke abnormal operation.
5. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
6. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.
7. The measurement is performed on an evaluation board, with ESD protection EMIF02-AV01F3.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	2.3 to 4.8	V
HPVDD	internal step-down DC output voltages High rail voltage Low rail voltage	1.9 1.2	V
SDA, SCL	Input voltage range	GND to V_{CC}	V
R_L	Load resistor	≥ 16	Ω
C_L	Load capacitor Serial resistor of 12 Ω minimum, $R_L \geq 16 \Omega$	0.8 to 100	nF
T_{oper}	Operating free air temperature range	-40 to +85	$^{\circ}\text{C}$
R_{thja}	Flip-chip thermal resistance junction to ambient	90	$^{\circ}\text{C}/\text{W}$

2 Typical application schematics

Figure 1. Typical application schematics for the TS4621B




Table 3. TS4621B pin description

Pin number	Pin name	Pin definition
A1	SW	Switching node of the buck converter
A2	AVDD	Analog supply voltage, connect to battery
A3	VOUTL	Output signal for left audio channel
A4	INL-	Negative input signal for left audio channel
B1	AGND	Device ground
B2	C1	Flying capacitor terminal for internal negative supply generator
B3	HPVDD	Buck converter output, power supply for amplifier
B4	INL+	Positive input signal for left audio channel
C1	C2	Flying capacitor terminal for internal negative supply generator
C2	PVSS	Negative supply generator output
C3	CMS	Common mode sense, to be connected as close as possible to the ground of headphone/line out plug
C4	INR+	Positive input signal for right audio channel
D1	SDA	I ² C data signal, up to V _{CC} tolerant input
D2	SCL	I ² C clock signal, up to V _{CC} tolerant input
D3	VOUTR	Output signal for right audio channel
D4	INR-	Negative input signal for right audio channel

Table 4. TS4621B component description⁽¹⁾

Component	Value	Description
C _s	2.2 μF	Decoupling capacitors for V _{CC} . A 2.2 μF capacitor is sufficient for proper decoupling of the TS4621B. An X5R dielectric and 10 V rating voltage is recommended to minimize ΔC/ΔV when V _{CC} = 4.8 V. Must be placed as close as possible to the TS4621B to minimize parasitic inductance and resistance.
C _{I2}	2.2 μF	Capacitor for internal negative power supply operation. An X5R dielectric and 6.3 V rating voltage is recommended to minimize ΔC/ΔV when HPVDD = 1.9 V. Must be placed as close as possible to the TS4621B to minimize parasitic inductance and resistance.
C _{SS}	2.2 μF	Filtering capacitor for internal negative power supply. An X5R dielectric and 6.3 V rating voltage is recommended to minimize ΔC/ΔV when HPVDD = 1.9 V.
C _{in}	$C_{in} = \frac{1}{2 \times \pi \times R_{in} \times F_c}$	Input coupling capacitor that forms with R _{in} ≈ R _{indiff} /2 a first-order high-pass filter with a -3 dB cutoff frequency F _c . For example, at maximum gain G = 4 dB, R _{in} = 12.5 kΩ, C _{in} = 1 μF, therefore F _c = 13 Hz.
C _{out}	0.8 to 100 nF	Output capacitor of 0.8 nF minimum to 100 nF maximum. This capacitor is mandatory for operation of the TS4621B.
R _{out}	12 Ω min.	Output resistor in-series with the TS4621B output. This 12 Ω minimum resistor is mandatory for operation of the TS4621B.
L1	3.3 μH	Inductor for internal DC/DC step-down converter. References of inductors: refer to Section 4.4.1 for more information.
C _t	10 μF	Tank capacitor for internal DC/DC step-down converter. An X5R dielectric and 6.3 V rating voltage is recommended to minimize ΔC/ΔV when HPVDD = 1.9 V. Refer to Section 4.4.2 for more information.

1. Refer to [Section 4.4](#) for a complete description of each component.

3 Electrical characteristics

Table 5. Electrical characteristics of the I²C interface
for $V_{CC} = +3.6\text{ V}$, $AGND = 0\text{ V}$, $T_{amb} = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{IL}	Low level input voltage on SDA, SCL pins			0.6	V
V_{IH}	High level input voltage on SDA, SCL pins	1.2			V
V_{OL}	Low level output voltage, SDA pin, $I_{sink} = 3\text{mA}$			0.4	V
I_{in}	Input current on SDA, SCL		$\frac{V_{SDA, SCL}}{600\text{k}\Omega}$	10	μA

Table 6. Electrical characteristics of the amplifier
for $V_{CC} = +3.6\text{ V}$, $AGND = 0\text{ V}$, $R_L = 32\ \Omega + 15\ \Omega$, $T_{amb} = 25^\circ\text{C}$
(unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I_{CC}	Quiescent supply current, no input signal, both channels enabled		1.2	1.5	mA
I_s	Supply current, with input modulation, both channels enabled, $HPVDD = 1.2\text{ V}$, output power per channel, $F=1\text{kHz}$ $P_{out} = 100\ \mu\text{W}$ at 3 dB crest factor $P_{out} = 500\ \mu\text{W}$ at 3 dB crest factor $P_{out} = 1\text{ mW}$ at 3 dB crest factor $P_{out} = 100\ \mu\text{W}$ at 10 dB crest factor $P_{out} = 500\ \mu\text{W}$ at 10 dB crest factor $P_{out} = 1\text{ mW}$ at 10 dB crest factor		2.3 3.7 4.7 2.1 3.1 3.9	3.5 5 6.5	mA
I_{STBY}	Standby current, no input signal, I ² C CR1 = 01h $V_{SDA} = 0\text{ V}$, $V_{SCL} = 0\text{ V}$		0.6	5	μA
V_{in}	Input differential voltage range ⁽¹⁾			1	V_{rms}
V_{oo}	Output offset voltage No input signal	-500		+500	μV
V_{out}	Maximum output voltage, in-phase signals $R_L = 16\ \Omega$, THD+N = 1% max, $f = 1\text{ kHz}$ $R_L = 47\ \Omega$, THD+N = 1% max, $f = 1\text{ kHz}$ $R_L = 10\ \text{k}\Omega$, $R_s = 15\ \Omega$, $C_L = 1\ \text{nF}$, THD+N = 1% max, $f = 1\text{ kHz}$	0.6 1.0 1.0	0.8 1.1 1.3		V_{rms}
THD+N	Total harmonic distortion + noise, $G = 0\text{ dB}$ $V_{out} = 700\ \text{mV}_{rms}$, $F = 1\text{ kHz}$ $V_{out} = 700\ \text{mV}_{rms}$, $20\ \text{Hz} < F < 20\ \text{kHz}$		0.006 0.05	0.02	%
PSRR	Power supply rejection ratio ⁽¹⁾ , $V_{ripple} = 200\ \text{mV}_{pp}$, grounded inputs $F = 217\ \text{Hz}$, $G = 0\text{ dB}$, $R_L \geq 16\ \Omega$ $F = 10\ \text{kHz}$, $G = 0\text{ dB}$, $R_L \geq 16\ \Omega$	90	100 70		dB

Table 6. Electrical characteristics of the amplifier
for $V_{CC} = +3.6\text{ V}$, $AGND = 0\text{ V}$, $R_L = 32\ \Omega + 15\ \Omega$, $T_{amb} = 25^\circ\text{ C}$
(unless otherwise specified) (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
CMRR	Common mode rejection ratio $F = 1\text{ kHz}$, $G = 0\text{ dB}$, $V_{ic} = 200\text{ mV}_{pp}$ $F = 20\text{ Hz to }20\text{ kHz}$, $G = 0\text{ dB}$, $V_{ic} = 200\text{ mV}_{pp}$		65 45		dB
Crosstalk	Channel separation $R_L = 32\ \Omega + 15\ \Omega$, $G = 0\text{ dB}$, $F = 1\text{ kHz}$, $P_o = 10\text{ mW}$ $R_L = 10\text{ k}\Omega$, $G = 0\text{ dB}$, $F = 1\text{ kHz}$, $V_{out} = 1\text{ V}_{rms}$	60 80	100 110		dB
SNR	Signal-to-noise ratio, A-weighted, $V_{out} = 1\text{ V}_{rms}$, $THD+N < 1\%$, $F = 1\text{ kHz}^{(1)}$ $G = +4\text{ dB}$ $G = +0\text{ dB}$	99 100			dB
ONoise	Output noise voltage, A-weighted ⁽¹⁾ $G = +4\text{ dB}$ $G = +0\text{ dB}$		9	11 9	μV_{rms}
G	Gain range with gain (dB) = $20 \times \log[(V_{outL/R}) / (\lnL/R+ - \lnL/R-)]$	-60		+4	dB
Mute	$\lnL/R+ - \lnL/R- = 1\text{ V}_{rms}$			-80	dB
-	Gain step size error	-0.5		+0.5	step-size
-	Gain error ($G = +4\text{ dB}$)	-0.45		+0.42	dB
R_{indiff}	Differential input impedance	25	34		k Ω
	Input impedance during wake-up phase (referred to ground)		2		k Ω
Z_{out}	Output impedance when $CR1 = 00h$ (negative supply is ON and amplifier output stages are OFF) ⁽¹⁾ $F < 40\text{ kHz}$ $F = 6\text{ MHz}$ $F = 36\text{ MHz}$	10 500 75			k Ω Ω Ω
t_{wu}	Wake-up time ⁽²⁾		12	16	ms
t_{stby}	Standby time		100		μs
t_{atk}	Attack time. Setup time between low rail and high rail voltages of internal step-down DC/DC converter		100		μs
t_{dcy}	Decay time		50		ms

1. Guaranteed by design and parameter correlation.

2. Refer to the application information in [Section 4.2 on page 30](#).

Table 7. Timing characteristics of the I²C interface for I²C interface signals over recommended operating conditions (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
f _{SCL}	Frequency, SCL			400	kHz
t _{d(H)}	Pulse duration, SCL high	0.6			µs
t _{d(L)}	Pulse duration, SCL low	1.3			µs
t _{st1}	Setup time, SDA to SCL	100			ns
t _{h1}	Hold time, SCL to SDA	0			ns
t _f	Bus free time between stop and start condition	1.3			µs
t _{st2}	Setup time, SCL to start condition	0.6			µs
t _{h2}	Hold time, start condition to SCL	0.6			µs
t _{st3}	Setup time, SCL to stop condition	0.6			µs

Figure 2. SCL and SDA timing diagram




Figure 3. Start and stop condition timing diagram




Figure 4. Current consumption vs. power supply voltage




Figure 5. Standby current consumption vs. power supply voltage




Figure 6. Maximum output power vs. load in-phase




Figure 7. Maximum output power vs. load out-of-phase




Figure 8. Maximum output power vs. power supply voltage, RL = 16 Ω




Figure 9. Maximum output power vs. power supply voltage, RL = 32 Ω




Figure 10. Maximum output power vs. power supply voltage, $R_L = 47 \Omega$




Figure 11. Maximum output voltage vs. power supply voltage, in-phase




Figure 12. Maximum output voltage vs. power supply voltage, out-of-phase




Figure 13. Current consumption vs. total output power, $R_L = 16 \Omega$




Figure 14. Current consumption vs. total output power, $R_L = 32 \Omega$




Figure 15. Current consumption vs. total output power, $R_L = 47 \Omega$




Figure 16. Current consumption vs. total output power




Figure 17. Power dissipation vs. total output power




Figure 18. Output impedance vs. frequency in HiZ mode




Figure 19. Differential input impedance vs. gain




Figure 20. THD+N vs. output power
RL = 16 Ω, in-phase, V_{CC} = 2.5 V




Figure 21. THD+N vs. output power
RL = 16 Ω, out-of-phase, V_{CC} = 2.5 V




Figure 22. THD+N vs. output power
RL = 16 Ω, in-phase, V_{CC} = 3.6 V




Figure 23. THD+N vs. output power
RL = 16 Ω, out-of-phase, V_{CC} = 3.6 V




Figure 24. THD+N vs. output power
RL = 16 Ω, in-phase, V_{CC} = 4.8 V




Figure 25. THD+N vs. output power
RL = 16 Ω, out-of-phase, V_{CC} = 4.8 V




Figure 26. THD+N vs. output power
RL = 32 Ω, in-phase, V_{CC} = 2.5 V




Figure 27. THD+N vs. output power
RL = 32 Ω, out-of-phase, V_{CC} = 2.5 V




Figure 28. THD+N vs. output power
RL = 32 Ω, in-phase, V_{CC} = 3.6 V




Figure 29. THD+N vs. output power
RL = 32 Ω, out-of-phase, V_{CC} = 3.6 V




Figure 30. THD+N vs. output power
RL = 32 Ω, in-phase, V_{CC} = 4.8 V




Figure 31. THD+N vs. output power
RL = 32 Ω, out-of-phase, V_{CC} = 4.8 V




Figure 32. THD+N vs. output power
RL = 47 Ω, in-phase, V_{CC} = 2.5 V




Figure 33. THD+N vs. output power
RL = 47 Ω, out-of-phase, V_{CC} = 2.5 V




Figure 34. THD+N vs. output power
 RL = 47 Ω, in-phase, V_{CC} = 3.6 V




Figure 35. THD+N vs. output power
 RL = 47 Ω, out-of-phase, V_{CC} = 3.6 V




Figure 36. THD+N vs. output power
 RL = 47 Ω, in-phase, V_{CC} = 4.8 V




Figure 37. THD+N vs. output power
 RL = 47 Ω, out-of-phase, V_{CC} = 4.8 V




Figure 38. THD+N vs. frequency
 RL = 16 Ω, in-phase, V_{CC} = 2.5 V




Figure 39. THD+N vs. frequency
 RL = 16 Ω, out-of-phase, V_{CC} = 2.5 V




Figure 40. THD+N vs. frequency
RL = 16 Ω, in-phase, V_{CC} = 3.6 V




Figure 41. THD+N vs. frequency
RL = 16 Ω, out-of-phase, V_{CC} = 3.6 V




Figure 42. THD+N vs. frequency
RL = 16 Ω, in-phase, V_{CC} = 4.8 V




Figure 43. THD+N vs. frequency
RL = 16 Ω, out-of-phase, V_{CC} = 4.8 V




Figure 44. THD+N vs. frequency
RL = 32 Ω, in-phase, V_{CC} = 2.5 V




Figure 45. THD+N vs. frequency
RL = 32 Ω, out-of-phase, V_{CC} = 2.5 V




Figure 46. THD+N vs. frequency
RL = 32 Ω, in-phase, V_{CC} = 3.6 V




Figure 47. THD+N vs. frequency
RL = 32 Ω, out-of-phase, V_{CC} = 3.6 V




Figure 48. THD+N vs. frequency
RL = 32 Ω, in-phase, V_{CC} = 4.8 V




Figure 49. THD+N vs. frequency
RL = 32 Ω, out-of-phase, V_{CC} = 4.8 V




Figure 50. THD+N vs. frequency
RL = 47 Ω, in-phase, V_{CC} = 2.5 V




Figure 51. THD+N vs. frequency
RL = 47 Ω, out-of-phase, V_{CC} = 2.5 V




Figure 52. THD+N vs. frequency
RL = 47 Ω, in-phase, V_{CC} = 3.6 V




Figure 53. THD+N vs. frequency
RL = 47 Ω, out-of-phase, V_{CC} = 3.6 V




Figure 54. THD+N vs. frequency
RL = 47 Ω, in-phase, V_{CC} = 4.8 V




Figure 55. THD+N vs. frequency
RL = 47 Ω, out-of-phase, V_{CC} = 4.8 V




Figure 56. THD+N vs. frequency
RL = 10 kΩ




Figure 57. THD+N vs. frequency
RL = 600 Ω




Figure 58. THD+N vs. output voltage
RL = 10 kΩ




Figure 59. THD+N vs. output voltage
RL = 600 Ω




Figure 60. THD+N vs. input voltage, HiZ left and right




Figure 61. CMRR vs. frequency




Figure 62. PSRR vs. frequency
V_{CC} = 2.5 V




Figure 63. PSRR vs. frequency
V_{CC} = 3.6 V




Figure 64. PSRR vs. frequency
 $V_{CC} = 4.8\text{ V}$




Figure 65. Output signal spectrum




Figure 66. Crosstalk vs. frequency
 $RL = 16\ \Omega$




Figure 67. Crosstalk vs. frequency
 $RL = 32\ \Omega$




Figure 68. Crosstalk vs. frequency
 $RL = 47\ \Omega$




Figure 69. Crosstalk vs. frequency
 $RL = 10\ \text{k}\Omega$




Figure 70. Wake-up time





Figure 71. Shutdown time



4 Application information

4.1 I²C bus interface

In compliance with the I²C protocol, the TS4621B uses a serial bus to control the chip's functions with the clock (SCL) and data (SDA) wires. These two lines are bi-directional (open collector) and require an external pull-up resistor (typically 10 kΩ). The maximum clock frequency in fast mode specified by the I²C standard is 400 kHz, which the TS4621B supports. In this application, the TS4621B is always the slave device and the controlling microcontroller MCU is the master device.

The slave address of the TS4621B is 1100 000x (C0h).

[Table 8](#) summarizes the pin descriptions for the I²C bus interface.

Table 8. Pin description of the I²C bus interface

Pin	Functional description
SDA	Serial data pin
SCL	Clock input pin

4.1.1 I²C bus operation

The host MCU can write to the TS4621B control register to control the TS4621B, and read from the control register to obtain a configuration from the TS4621B. The TS4621B is addressed by the byte consisting of the 7-bit slave address and the R/ \overline{W} bit.

Table 9. First byte after the START message for addressing the device

A6	A5	A4	A3	A2	A1	A0	R/ \overline{W}
1	1	0	0	0	0	0	X

There are four control registers ([Table 10](#)) named CR1 to CR4. In read mode, all the control registers can be accessed. In write mode, only CR1, CR2 and CR3 can be addressed.

Table 10. Summary of control registers

Description	Register address	D7	D6	D5	D4	D3	D2	D1	D0
CR1	1	HP_EN_L	HP_EN_R	0	0	SC_L	SC_R	T_SH	SWS
CR2 volume control	2	Mute_L	Mute_R	Volume control				0	
CR3	3	0	0	0	0	0	0	HiZ_L	HiZ_R
CR4 identification	4	0	1	0	0	0	0	0	0