



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



1.2 W audio power amplifier with active-low standby mode

Features

- Operating range from $V_{CC} = 2.2\text{ V}$ to 5.5 V
- 1.2 W output power at $V_{CC} = 5\text{ V}$, THD = 1%, $F = 1\text{ kHz}$, with $8\ \Omega$ load
- Ultra-low consumption in standby mode (10 nA)
- 62 dB PSRR at 217 Hz in grounded mode
- Near-zero pop and click
- Ultra-low distortion (0.1%)
- Unity gain stable
- Available in 9-bump flip-chip, miniSO-8 and DFN8 packages

Applications

- Mobile phones (cellular / cordless)
- Laptop / notebook computers
- PDAs
- Portable audio devices

Description


The TS4990 is designed for demanding audio applications such as mobile phones to reduce the number of external components.

This audio power amplifier is capable of delivering 1.2 W of continuous RMS output power into an $8\ \Omega$ load at 5 V.


An externally controlled standby mode reduces the supply current to less than 10 nA. It also includes an internal thermal shutdown protection.

The unity-gain stable amplifier can be configured by external gain setting resistors.


TS4990IJT/TS4990EIJT - Flip-chip 9 bumps




TS4990IST - MiniSO-8



TS4990IQT - DFN8



TS4990ID/TS4990IDT - SO-8



Contents

- 1 Absolute maximum ratings and operating conditions 3**
- 2 Typical application schematics 4**
- 3 Electrical characteristics 5**
- 4 Application information 18**
 - 4.1 BTL configuration principle 18
 - 4.2 Gain in a typical application 18
 - 4.3 Low and high frequency response 18
 - 4.4 Power dissipation and efficiency 19
 - 4.5 Decoupling of the circuit 20
 - 4.6 Wake-up time (t_{WU}) 21
 - 4.7 Standby time 21
 - 4.8 Pop performance 22
 - 4.9 Application example: differential input, BTL power amplifier 23
- 5 Package information 25**
 - 5.1 Flip-chip package information 25
 - 5.2 MiniSO-8 package information 28
 - 5.3 DFN8 package information 29
 - 5.4 SO-8 package information 31
- 6 Ordering information 32**
- 7 Revision history 33**

1 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings (AMR)

| Symbol | Parameter | Value | Unit |
|------------|---|--------------------|------|
| V_{CC} | Supply voltage ⁽¹⁾ | 6 | V |
| V_{in} | Input voltage ⁽²⁾ | GND to V_{CC} | V |
| T_{oper} | Operating free-air temperature range | -40 to + 85 | °C |
| T_{stg} | Storage temperature | -65 to +150 | °C |
| T_j | Maximum junction temperature | 150 | °C |
| R_{thja} | Thermal resistance junction to ambient | | |
| | Flip-chip ⁽³⁾ | 250 | °C/W |
| | MiniSO-8 | 215 | |
| DFN8 | 120 | | |
| P_{diss} | Power dissipation | Internally limited | |
| ESD | HBM: Human body model ⁽⁴⁾ | 2 | kV |
| | MM: Machine model ⁽⁵⁾ | 200 | V |
| | Latch-up immunity | 200 | mA |
| | Lead temperature (soldering, 10sec) | 250 | °C |
| | Lead temperature (soldering, 10sec) for lead-free version | 260 | |

- All voltage values are measured with respect to the ground pin.
- The magnitude of the input signal must never exceed $V_{CC} + 0.3\text{ V} / \text{GND} - 0.3\text{ V}$.
- The device is protected in case of over temperature by a thermal shutdown active at 150° C.
- Human body model: A 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- Machine model: A 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.

Table 2. Operating conditions

| Symbol | Parameter | Value | Unit |
|---------------------|--|---|------|
| V_{CC} | Supply voltage | 2.2 to 5.5 | V |
| V_{icm} | Common mode input voltage range | 1.2V to V_{CC} | V |
| V_{STBY} | Standby voltage input: | | |
| | Device ON Device OFF | $1.35 \leq V_{STBY} \leq V_{CC}$ $\text{GND} \leq V_{STBY} \leq 0.4$ | V |
| R_L | Load resistor | ≥ 4 | Ω |
| T_{SD} | Thermal shutdown temperature | 150 | °C |
| R_{thja} | Thermal resistance junction to ambient | | |
| | Flip-chip ⁽¹⁾ | 100 | °C/W |
| | MiniSO-8 | 190 | |
| DFN8 ⁽²⁾ | 40 | | |

- This thermal resistance is reached with a 100 mm² copper heatsink surface.
- When mounted on a 4-layer PCB.

2 Typical application schematics

Figure 1. Typical application schematics




Table 3. Component descriptions

| Component | Functional description |
|-------------|--|
| R_{in} | Inverting input resistor that sets the closed loop gain in conjunction with R_{feed} . This resistor also forms a high pass filter with C_{in} ($F_c = 1 / (2 \times \text{Pi} \times R_{in} \times C_{in})$). |
| C_{in} | Input coupling capacitor that blocks the DC voltage at the amplifier input terminal. |
| R_{feed} | Feed back resistor that sets the closed loop gain in conjunction with R_{in} . |
| C_s | Supply bypass capacitor that provides power supply filtering. |
| C_b | Bypass pin capacitor that provides half supply filtering. |
| C_{feed} | Low pass filter capacitor allowing to cut the high frequency (low pass filter cut-off frequency $1 / (2 \times \text{Pi} \times R_{feed} \times C_{feed})$). |
| A_v | Closed loop gain in BTL configuration = $2 \times (R_{feed} / R_{in})$. |
| Exposed pad | DFN8 exposed pad is electrically connected to pin 7. See DFN8 package information on page 29 for more information. |

3 Electrical characteristics

Table 4. Electrical characteristics when $V_{CC} = +5\text{ V}$, $GND = 0\text{ V}$, $T_{amb} = 25^\circ\text{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---------------|---|----------|----------|------|---------------|
| I_{CC} | Supply current No input signal, no load | | 3.7 | 6 | mA |
| I_{STBY} | Standby current ⁽¹⁾ No input signal, $V_{STBY} = GND$, $R_L = 8\ \Omega$ | | 10 | 1000 | nA |
| V_{oo} | Output offset voltage No input signal, $R_L = 8\ \Omega$ | | 1 | 10 | mV |
| P_{out} | Output power THD = 1% max, $F = 1\text{kHz}$, $R_L = 8\ \Omega$ | 0.9 | 1.2 | | W |
| THD + N | Total harmonic distortion + noise $P_{out} = 1W_{rms}$, $A_V = 2$, $20\text{Hz} \leq F \leq 20\text{kHz}$, $R_L = 8\ \Omega$ | | 0.2 | | % |
| PSRR | Power supply rejection ratio ⁽²⁾ $R_L = 8\ \Omega$, $A_V = 2$, $V_{ripple} = 200\text{mV}_{pp}$, input grounded $F = 217\text{Hz}$ $F = 1\text{kHz}$ | 55 55 | 62 64 | | dB |
| t_{WU} | Wake-up time ($C_b = 1\ \mu\text{F}$) | | 90 | 130 | ms |
| t_{STBY} | Standby time ($C_b = 1\ \mu\text{F}$) | | 10 | | μs |
| V_{STBYH} | Standby voltage level high | | | 1.3 | V |
| V_{STBYL} | Standby voltage level low | | | 0.4 | V |
| Φ_M | Phase margin at unity gain $R_L = 8\ \Omega$, $C_L = 500\ \text{pF}$ | | 65 | | Degrees |
| GM | Gain margin $R_L = 8\ \Omega$, $C_L = 500\ \text{pF}$ | | 15 | | dB |
| GBP | Gain bandwidth product $R_L = 8\ \Omega$ | | 1.5 | | MHz |
| $R_{OUT-GND}$ | Resistor output to GND ($V_{STBY} \leq V_{STBYL}$) V_{out1} V_{out2} | | 3 43 | | k Ω |

- Standby mode is active when V_{STBY} is tied to GND.
- All PSRR data limits are guaranteed by production sampling tests.
Dynamic measurements - $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$. V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

Table 5. Electrical characteristics when $V_{CC} = +3.3\text{ V}$, $GND = 0\text{ V}$, $T_{amb} = 25^\circ\text{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---------------|---|----------|----------|------|---------------|
| I_{CC} | Supply current No input signal, no load | | 3.3 | 6 | mA |
| I_{STBY} | Standby current ⁽¹⁾ No input signal, $V_{STBY} = GND$, $R_L = 8\ \Omega$ | | 10 | 1000 | nA |
| V_{oo} | Output offset voltage No input signal, $R_L = 8\ \Omega$ | | 1 | 10 | mV |
| P_{out} | Output power THD = 1% max, $F = 1\text{ kHz}$, $R_L = 8\ \Omega$ | 375 | 500 | | mW |
| THD + N | Total harmonic distortion + noise $P_{out} = 400\text{ mW}_{rms}$, $A_V = 2$, $20\text{ Hz} \leq F \leq 20\text{ kHz}$, $R_L = 8\ \Omega$ | | 0.1 | | % |
| PSRR | Power supply rejection ratio ⁽²⁾ $R_L = 8\ \Omega$, $A_V = 2$, $V_{ripple} = 200\text{mV}_{pp}$, input grounded $F = 217\text{ Hz}$ $F = 1\text{ kHz}$ | 55 55 | 61 63 | | dB |
| t_{WU} | Wake-up time ($C_b = 1\ \mu\text{F}$) | | 110 | 140 | ms |
| t_{STBY} | Standby time ($C_b = 1\ \mu\text{F}$) | | 10 | | μs |
| V_{STBYH} | Standby voltage level high | | | 1.2 | V |
| V_{STBYL} | Standby voltage level low | | | 0.4 | V |
| Φ_M | Phase margin at unity gain $R_L = 8\ \Omega$, $C_L = 500\text{ pF}$ | | 65 | | Degrees |
| GM | Gain margin $R_L = 8\ \Omega$, $C_L = 500\text{ pF}$ | | 15 | | dB |
| GBP | Gain bandwidth product $R_L = 8\ \Omega$ | | 1.5 | | MHz |
| $R_{OUT-GND}$ | Resistor output to GND ($V_{STBY} \leq V_{STBYL}$) V_{out1} V_{out2} | | 4 44 | | k Ω |

- Standby mode is active when V_{STBY} is tied to GND.
- All PSRR data limits are guaranteed by production sampling tests.
Dynamic measurements - $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$. V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

Table 6. Electrical characteristics when $V_{CC} = 2.6V$, $GND = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---------------|--|----------|----------|------|------------|
| I_{CC} | Supply current No input signal, no load | | 3.1 | 6 | mA |
| I_{STBY} | Standby current ⁽¹⁾ No input signal, $V_{STBY} = GND$, $R_L = 8 \Omega$ | | 10 | 1000 | nA |
| V_{oo} | Output offset voltage No input signal, $R_L = 8 \Omega$ | | 1 | 10 | mV |
| P_{out} | Output power THD = 1% max, $F = 1 \text{ kHz}$, $R_L = 8 \Omega$ | 220 | 300 | | mW |
| THD + N | Total harmonic distortion + noise $P_{out} = 200 \text{ mW}_{rms}$, $A_V = 2$, $20 \text{ Hz} \leq F \leq 20 \text{ kHz}$, $R_L = 8 \Omega$ | | 0.1 | | % |
| PSRR | Power supply rejection ratio ⁽²⁾ $R_L = 8 \Omega$, $A_V = 2$, $V_{ripple} = 200 \text{ mV}_{pp}$, input grounded $F = 217 \text{ Hz}$ $F = 1 \text{ kHz}$ | 55 55 | 60 62 | | dB |
| t_{WU} | Wake-up time ($C_b = 1 \mu F$) | | 125 | 150 | ms |
| t_{STBY} | Standby time ($C_b = 1 \mu F$) | | 10 | | μs |
| V_{STBYH} | Standby voltage level high | | | 1.2 | V |
| V_{STBYL} | Standby voltage level low | | | 0.4 | V |
| Φ_M | Phase margin at unity gain $R_L = 8 \Omega$, $C_L = 500 \text{ pF}$ | | 65 | | Degrees |
| GM | Gain margin $R_L = 8 \Omega$, $C_L = 500 \text{ pF}$ | | 15 | | dB |
| GBP | Gain bandwidth product $R_L = 8 \Omega$ | | 1.5 | | MHz |
| $R_{OUT-GND}$ | Resistor output to GND ($V_{STBY} \leq V_{STBYL}$) V_{out1} V_{out2} | | 6 46 | | k Ω |

- Standby mode is active when V_{STBY} is tied to GND.
- All PSRR data limits are guaranteed by production sampling tests.
Dynamic measurements - $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$. V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

Figure 2. Open loop frequency response




Figure 3. Open loop frequency response




Figure 4. Open loop frequency response




Figure 5. Open loop frequency response




Figure 6. Open loop frequency response




Figure 7. Open loop frequency response




Figure 8. PSRR vs. power supply




Figure 9. PSRR vs. power supply




Figure 10. PSRR vs. power supply




Figure 11. PSRR vs. power supply




Figure 12. PSRR vs. power supply




Figure 13. PSRR vs. power supply




Figure 14. PSRR vs. DC output voltage




Figure 15. PSRR vs. DC output voltage




Figure 16. PSRR vs. DC output voltage




Figure 17. PSRR vs. DC output voltage




Figure 18. PSRR vs. DC output voltage




Figure 19. PSRR vs. DC output voltage




Figure 20. PSRR vs. DC output voltage




Figure 21. PSRR vs. DC output voltage




Figure 22. Output power vs. power supply voltage




Figure 23. PSRR vs. DC output voltage




Figure 24. PSRR at F = 217 Hz vs. bypass capacitor




Figure 25. Output power vs. power supply voltage




Figure 26. Output power vs. power supply voltage




Figure 27. Output power vs. load resistor




Figure 28. Output power vs. load resistor




Figure 29. Output power vs. power supply voltage




Figure 30. Output power vs. load resistor




Figure 31. Power dissipation vs. P_{out}




Figure 32. Power dissipation vs. P_{out}




Figure 33. Power derating curves




Figure 34. Clipping voltage vs. power supply voltage and load resistor




Figure 35. Power dissipation vs. P_{out}




Figure 36. Clipping voltage vs. power supply voltage and load resistor




Figure 37. Current consumption vs. power supply voltage




Figure 38. Current consumption vs. standby voltage @ $V_{CC} = 5V$




Figure 39. Current consumption vs. standby voltage @ $V_{CC} = 2.6V$




Figure 40. THD + N vs. output power




Figure 41. Current consumption vs. standby voltage @ $V_{CC} = 3.3V$




Figure 42. Current consumption vs. standby voltage @ $V_{CC} = 2.2V$




Figure 43. THD + N vs. output power




Figure 44. THD + N vs. output power




Figure 45. THD + N vs. output power




Figure 46. THD + N vs. output power




Figure 47. THD + N vs. output power




Figure 48. THD + N vs. output power




Figure 49. THD + N vs. output power




Figure 50. THD + N vs. output power




Figure 51. THD + N vs. frequency




Figure 52. SNR vs. power supply with unweighted filter (20Hz to 20kHz)




Figure 53. THD + N vs. frequency




Figure 54. THD + N vs. frequency




Figure 55. SNR vs. power supply with unweighted filter (20Hz to 20kHz)




Figure 56. Signal to noise ratio vs. power supply with a weighted filter




Figure 57. Output noise voltage device ON




Figure 58. Signal to noise ratio vs. power supply with a weighted filter





Figure 59. Output noise voltage device in Standby



4 Application information

4.1 BTL configuration principle

The TS4990 is a monolithic power amplifier with a BTL output type. BTL (bridge tied load) means that each end of the load is connected to two single-ended output amplifiers. Thus, we have:

$$\begin{aligned}\text{Single-ended output 1} &= V_{\text{out1}} = V_{\text{out}} \text{ (V)} \\ \text{Single-ended output 2} &= V_{\text{out2}} = -V_{\text{out}} \text{ (V)} \\ \text{and } V_{\text{out1}} - V_{\text{out2}} &= 2V_{\text{out}} \text{ (V)}\end{aligned}$$

The output power is:

$$P_{\text{out}} = \frac{(2V_{\text{outRMS}})^2}{R_L}$$

For the same power supply voltage, the output power in BTL configuration is four times higher than the output power in single-ended configuration.

4.2 Gain in a typical application

The typical application schematics are shown in [Figure 1 on page 4](#).

In the flat region (no C_{in} effect), the output voltage of the first stage is (in Volts):

$$V_{\text{out1}} = (-V_{\text{in}}) \frac{R_{\text{feed}}}{R_{\text{in}}}$$

For the second stage: $V_{\text{out2}} = -V_{\text{out1}}$ (V)

The differential output voltage is (in Volts):

$$V_{\text{out2}} - V_{\text{out1}} = 2V_{\text{in}} \frac{R_{\text{feed}}}{R_{\text{in}}}$$

The differential gain named gain (G_v) for more convenience is:

$$G_v = \frac{V_{\text{out2}} - V_{\text{out1}}}{V_{\text{in}}} = 2 \frac{R_{\text{feed}}}{R_{\text{in}}}$$

V_{out2} is in phase with V_{in} and V_{out1} is phased 180° with V_{in} . This means that the positive terminal of the loudspeaker should be connected to V_{out2} and the negative to V_{out1} .

4.3 Low and high frequency response

In the low frequency region, C_{in} starts to have an effect. C_{in} forms with R_{in} a high-pass filter with a -3 dB cut-off frequency. F_{CL} is in Hz.


$$F_{\text{CL}} = \frac{1}{2\pi R_{\text{in}} C_{\text{in}}}$$

In the high frequency region, you can limit the bandwidth by adding a capacitor (C_{feed}) in parallel with R_{feed} . It forms a low-pass filter with a -3 dB cut-off frequency. F_{CH} is in Hz.

$$F_{\text{CH}} = \frac{1}{2\pi R_{\text{feed}} C_{\text{feed}}}$$

The graph in [Figure 60](#) shows an example of C_{in} and C_{feed} influence.

Figure 60. Frequency response gain vs. C_{in} and C_{feed}



4.4 Power dissipation and efficiency

Hypotheses:

- Load voltage and current are sinusoidal (V_{out} and I_{out}).
- Supply voltage is a pure DC source (V_{CC}).

The load can be expressed as:

$$V_{out} = V_{PEAK} \sin \omega t \quad (V)$$

and

$$I_{out} = \frac{V_{out}}{R_L} \quad (A)$$

and

$$P_{out} = \frac{V_{PEAK}^2}{2R_L} \quad (W)$$

Therefore, the average current delivered by the supply voltage is:

$$I_{CC_{AVG}} = 2 \frac{V_{PEAK}}{\pi R_L} \quad (A)$$

The power delivered by the supply voltage is:

$$P_{supply} = V_{CC} \cdot I_{CC_{AVG}} \quad (W)$$

Therefore, the **power dissipated by each amplifier** is:

$$P_{\text{diss}} = P_{\text{supply}} - P_{\text{out}} \text{ (W)}$$

$$P_{\text{diss}} = \frac{2\sqrt{2}V_{\text{CC}}}{\pi\sqrt{R_{\text{L}}}} \sqrt{P_{\text{out}}} - P_{\text{out}}$$

and the maximum value is obtained when:

$$\frac{\delta P_{\text{diss}}}{\delta P_{\text{out}}} = 0$$

and its value is:

$$P_{\text{diss}_{\text{max}}} = \frac{2V_{\text{CC}}^2}{\pi^2 R_{\text{L}}} \text{ (W)}$$

Note: This maximum value is only dependent on power supply voltage and load values.

The **efficiency** is the ratio between the output power and the power supply:

$$\eta = \frac{P_{\text{out}}}{P_{\text{supply}}} = \frac{\pi V_{\text{PEAK}}}{4V_{\text{CC}}}$$

The maximum theoretical value is reached when $V_{\text{PEAK}} = V_{\text{CC}}$, so:

$$\frac{\pi}{4} = 78.5\%$$

4.5 Decoupling of the circuit

Two capacitors are needed to correctly bypass the TS4990: a power supply bypass capacitor C_{s} and a bias voltage bypass capacitor C_{b} .

C_{s} has particular influence on the THD+N in the high frequency region (above 7 kHz) and an indirect influence on power supply disturbances. With a value for C_{s} of 1 μF , you can expect THD+N levels similar to those shown in the datasheet.

In the high frequency region, if C_{s} is lower than 1 μF , it increases THD+N and disturbances on the power supply rail are less filtered.

On the other hand, if C_{s} is higher than 1 μF , those disturbances on the power supply rail are more filtered.

C_{b} has an influence on THD+N at lower frequencies, but its function is critical to the final result of PSRR (with input grounded and in the lower frequency region).

If C_{b} is lower than 1 μF , THD+N increases at lower frequencies and PSRR worsens.

If C_{b} is higher than 1 μF , the benefit on THD+N at lower frequencies is small, but the benefit to PSRR is substantial.


Note that C_{in} has a non-negligible effect on PSRR at lower frequencies. The lower the value of C_{in} , the higher the PSRR.

4.6 Wake-up time (t_{WU})

When the standby is released to put the device ON, the bypass capacitor C_b is not charged immediately. Because C_b is directly linked to the bias of the amplifier, the bias will not work properly until the C_b voltage is correct. The time to reach this voltage is called wake-up time or t_{WU} and specified in the electrical characteristics tables with $C_b = 1 \mu F$.


If C_b has a value other than $1 \mu F$, refer to the graph in [Figure 61](#) to establish the wake-up time.

Figure 61. Typical wake-up time vs. C_b



Due to process tolerances, the maximum value of wake-up time is shown in [Figure 62](#).

Figure 62. Maximum wake-up time vs. C_b



Note: The bypass capacitor C_b also has a typical tolerance of $\pm 20\%$. To calculate the wake-up time with this tolerance, refer to the graph above (considering for example for $C_b = 1 \mu F$ in the range of $0.8 \mu F \leq C_b \leq 1.2 \mu F$).

4.7 Standby time

When the standby command is set, the time required to put the two output stages in high impedance and the internal circuitry in standby mode is a few microseconds. In standby

mode, the bypass pin and V_{in} pin are short-circuited to ground by internal switches. This allows a quick discharge of C_b and C_{in} capacitors.

4.8 Pop performance

Pop performance is intimately linked with the size of the input capacitor C_{in} and the bias voltage bypass capacitor C_b .


The size of C_{in} is dependent on the lower cut-off frequency and PSRR values requested. The size of C_b is dependent on THD+N and PSRR values requested at lower frequencies.

Moreover, C_b determines the speed with which the amplifier turns ON. In order to reach near zero pop and click, the equivalent input constant time,

$$\tau_{in} = (R_{in} + 2k\Omega) \times C_{in} \text{ (s) with } R_{in} \geq 5k\Omega$$

must not reach the τ_{in} maximum value as indicated in [Figure 63](#) below.

Figure 63. τ_{in} max. versus bypass capacitor



By following the previous rules, the TS4990 can reach near zero pop and click even with high gains such as 20 dB.

Example:

With $R_{in} = 22 k\Omega$ and a 20 Hz, -3 dB low cut-off frequency, $C_{in} = 361$ nF. So, $C_{in} = 390$ nF with standard value which gives a lower cut-off frequency equal to 18.5 Hz. In this case, $(R_{in} + 2k\Omega) \times C_{in} = 9.36ms$. By referring to the previous graph, if $C_b = 1 \mu F$ and $V_{CC} = 5 V$, we read 20 ms max. This value is twice as high as our current value, thus we can state that pop and click will be reduced to its lowest value.

Minimizing both C_{in} and the gain benefits both the pop phenomenon, and the cost and size of the application.


4.9 Application example: differential input, BTL power amplifier

The schematics in [Figure 64](#) show how to configure the TS4990 to work in differential input mode. The gain of the amplifier is:

$$G_{VDIFF} = 2 \frac{R_2}{R_1}$$

In order to reach the best performance of the differential function, R_1 and R_2 should be matched at 1% max.

Figure 64. Differential input amplifier configuration



The input capacitor C_{in} can be calculated by the following formula using the -3 dB lower frequency required. (F_L is the lower frequency required).

$$C_{in} \approx \frac{1}{2\pi R_1 F_L} \quad (F)$$

Note: This formula is true only if:

$$F_{CB} = \frac{1}{2\pi(R_1 + R_2)C_B} \quad (Hz)$$

is 5 times lower than F_L .

Example bill of materials

The bill of materials in [Table 7](#) is for the example of a differential amplifier with a gain of 2 and a -3 dB lower cut-off frequency of about 80 Hz.

Table 7. Bill of materials for differential input amplifier application

| Pin name | Functional description |
|--------------------------------|------------------------|
| R ₁ | 20k / 1% |
| R ₂ | 20k / 1% |
| C _{in} | 100 nF |
| C _b =C _s | 1 μF |
| U1 | TS4990 |

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

5.1 Flip-chip package information

Figure 65. Flip-chip pinout (top view)




Figure 66. Marking (top view)

