# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### 8-bit CMOS Microcontroller ROMless

### 1. Description

TS80C31X2 is high performance CMOS and ROMless versions of the 80C51 CMOS single chip 8-bit microcontroller.

The TS80C31X2 retains all features of the TSC80C31 with 128 bytes of internal RAM, a 5-source, 4 priority level interrupt system, an on-chip oscilator and two timer/ counters.

In addition, the TS80C31X2 has a dual data pointer, a more versatile serial channel that facilitates multiprocessor communication (EUART) and a X2 speed improvement mechanism.

### 2. Features

- 80C31 Compatible
  - 8031 pin and instruction compatible
  - Four 8-bit I/O ports
  - Two 16-bit timer/counters
  - 128 bytes scratchpad RAM
- High-Speed Architecture
  - 40 MHz @ 5V, 30MHz @ 3V
  - X2 Speed Improvement capability (6 clocks/ machine cycle)
    - 30 MHz @ 5V, 20 MHz @ 3V (Equivalent to 60 MHz @ 5V, 40 MHz @ 3V)
- Dual Data Pointer
- Asynchronous port reset


The fully static design of the TS80C31X2 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The TS80C31X2 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the timers, the serial port and the interrupt system are still operating. In the power-down mode the RAM is saved and all other functions are inoperative.

- Interrupt Structure with
  - 5 Interrupt sources,
  - 4 priority level interrupt system
- Full duplex Enhanced UART
  - Framing error detection
  - Automatic address recognition
- Power Control modes
  - Idle mode
  - Power-down mode
  - Power-off Flag
- Once mode (On-chip Emulation)
- Power supply: 4.5-5.5V, 2.7-5.5V
- Temperature ranges: Commercial (0 to 70°C) and Industrial (-40 to 85°C)
- Packages: PDIL40, PLCC44, VQFP44 1.4, PQFP F1 (13.9 footprint)



### 3. Block Diagram





### 4. SFR Mapping

The Special Function Registers (SFRs) of the TS80C31X2 fall into the following categories:

- C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1
- I/O port registers: P0, P1, P2, P3
- Timer registers: TCON, TH0, TH1, TMOD, TL0, TL1
- Serial I/O port registers: SADDR, SADEN, SBUF, SCON
- Power and clock control registers: PCON
- Interrupt system registers: IE, IP, IPH
- Others: CKCON


#### Table 1. All SFRs with their address and their reset value

	Bit address- able	address-								
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F		
F8h									FFh	
F0h	B 0000 0000								F7h	
E8h									EFh	
E0h	ACC 0000 0000								E7h	
D8h									DFh	
D0h	PSW 0000 0000								D7h	
C8h									CFh	
C0h									C7h	
B8h	IP XXX0 0000	SADEN 0000 0000							BFh	
B0h	P3 1111 1111							IPH XXX0 0000	B7h	
A8h	IE 0XX0 0000	SADDR 0000 0000							AFh	
A0h	P2 1111 1111		AUXR1 XXXX XXX0						A7h	
98h	SCON 0000 0000	SBUF XXXX XXXX							9Fh	
90h	P1 1111 1111								97h	
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000		CKCON XXXX XXX0	8Fh	
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h	
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F		

reserved



### 5. Pin Configuration



\*NIC: No Internal Connection



Table 2. l	Pin D	escription	for	40/44	pin	packages
------------	-------	------------	-----	-------	-----	----------

	PIN NUMBER			TYDE	NAME AND FUNCTION		
MNEMONIC	DIL	LCC	<b>VQFP 1.4</b>	TYPE	NAME AND FUNCTION		
V <sub>SS</sub>	20	22	16	I	Ground: 0V reference		
Vss1		1	39	Ι	Optional Ground: Contact the Sales Office for ground connection.		
V <sub>CC</sub>	40	44	38	Ι	<b>Power Supply:</b> This is the power supply voltage for normal, idle and power- down operation		
P0.0-P0.7	39-32	43-36	37-30	I/O	<b>Port 0</b> : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s.		
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups.		
P2.0-P2.7	21-28	24-31	18-25	I/O	<b>Port 2</b> : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR.		
P3.0-P3.7	10-17	11, 13-19	5, 7-13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.		
	10	11	5	Ι	RXD (P3.0): Serial input port		
	11	13	7	0	TXD (P3.1): Serial output port		
	12	14	8	Ι	<b>INTO</b> (P3.2): External interrupt 0		
	13	15	9	Ι	<b>INT1</b> (P3.3): External interrupt 1		
	14	16	10	Ι	T0 (P3.4): Timer 0 external input		
	15	17	11	Ι	T1 (P3.5): Timer 1 external input		
	16	18	12	0	WR (P3.6): External data memory write strobe		
	17	19	13	0	<b>RD</b> (P3.7): External data memory read strobe		
Reset	9	10	4	Ι	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .		
ALE	30	33	27	(I) O	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.		
PSEN	29	32	26	0	<b>Program Store ENable:</b> The read strobe to external program memory. When executing code from the external program memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external data memory. $\overline{\text{PSEN}}$ is not activated during fetches from internal program memory.		
ĒĀ	31	35	29	Ι	<b>External Access Enable:</b> $\overline{EA}$ must be externally held low to enable the device to fetch code from external program memory locations.		
XTAL1	19	21	15	Ι	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier		



### 6. TS80C31X2 Enhanced Features

In comparison to the original 80C31, the TS80C31X2 implements some new features, which are:

- The X2 option.
- The Dual Data Pointer.
- The 4 level interrupt priority system.
- The power-off flag.
- The ONCE mode.
- Enhanced UART

#### 6.1 X2 Feature


The TS80C31X2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages:

- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
- Save power consumption while keeping same CPU power (oscillator power saving).
- Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes.
- Increase CPU power by 2 while keeping same crystal frequency.

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

#### 6.1.1 Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is validated on XTAL1+2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 2. shows the mode switching waveforms.










Figure 2. Mode Switching Waveforms

The X2 bit in the CKCON register (See Table 3.) allows to switch from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

#### CAUTION

In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.



#### Table 3. CKCON Register

#### CKCON - Clock Control Register (8Fh)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	X2

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
0	X2	<b>CPU and peripheral clock bit</b> Clear to select 12 clock periods per machine cycle (STD mode, $F_{OSC}=F_{XTAL}/2$ ). Set to select 6 clock periods per machine cycle (X2 mode, $F_{OSC}=F_{XTAL}$ ).

Reset Value = XXXX XXX0b Not bit addressable

For further details on the X2 feature, please refer to ANM072 available on the web (http://www.atmel-wm.com)



#### 6.2 Dual Data Pointer Register Ddptr

The additional data pointer can be used to speed up code execution and reduce code size in a number of ways.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 (See Table 5.) that allows the program code to switch between them (Refer to Figure 3).




Figure 3. Use of Dual Pointer



#### Table 4. AUXR1: Auxiliary Register 1

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	DPS

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
0	DPS	Data Pointer Selection Clear to select DPTR0. Set to select DPTR1.

Reset Value = XXXX XXX0 Not bit addressable

#### Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer.



#### ASSEMBLY LANGUAGE

; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added

00A2 AUXR1 EQU 0A2H 0000 909000MOV DPTR,#SOURCE : address of SOURCE 0003 05A2 INC AUXR1 ; switch data pointers 0005 90A000 MOV DPTR,#DEST ; address of DEST 0008 LOOP: 0008 05A2 INC AUXR1 ; switch data pointers ; get a byte from SOURCE 000A E0 MOVX A, @DPTR INC DPTR ; increment SOURCE address 000B A3 ; switch data pointers 000C 05A2 INC AUXR1 000E F0 MOVX @DPTR,A ; write the byte to DEST 000F A3 INC DPTR ; increment DEST address 0010 70F6 JNZ LOOP ; check for 0 terminator 0012 05A2 INC AUXR1 ; (optional) restore DPS

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.



#### 6.3 TS80C31X2 Serial I/O Port

The serial I/O port in the TS80C31X2 is compatible with the serial I/O port in the 80C31.


It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

#### 6.3.1 Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 4).




#### Figure 4. Framing Error Block Diagram

When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 5.) bit is set.



Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 5. and Figure 6.).








Figure 6. UART Timings in Modes 2 and 3

#### 6.3.2 Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).



#### 6.3.3 Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example:

SADDR	0101 0110b
SADEN	1111 1100b
Given	0101 01XXb

The following is an example of how to use given addresses to address different slaves:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b <u>1111 1010b</u> 1111 0X0Xb
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b <u>1111 1001b</u> 1111 0XX1b
Slave C:	SADDR <u>SADEN</u> Given	1111 0010b <u>1111 1101b</u> 1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

#### 6.3.4 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

•	
SADDR	0101 0110b
SADEN	1111 1100b
Broadcast =SADDR OR SADEN	1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:	SADDR <u>SADEN</u> Broadcast	1111 0001b <u>1111 1010b</u> 1111 1X11b,
Slave B:	SADDR <u>SADEN</u> Broadcast	1111 0011b <u>1111 1001b</u> 1111 1X11B,
Slave C:	SADDR= <u>SADEN</u> Broadcast	1111 0010b <u>1111 1101b</u> 1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.



#### 6.3.5 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

#### SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

#### SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable



#### Table 5. SCON Register

#### SCON - Serial Control Register (98h)

7	6	5		4	3	2	1	0		
FE/SM0	SM1	SM	2	REN	TB8	RB8	TI	RI		
Bit Number	Bit Mnemonic				Descriț	otion				
7	FE	Set by ha	reset the error rdware wh	ror state, not cle en an invalid st	eared by a valid sto op bit is detected. ss to the FE bit	op bit.				
	SM0	Refer to	erial port Mode bit 0 Refer to SM1 for serial port mode selection. SMOD0 must be cleared to enable access to the SM0 bit							
		Serial port N SM0	fode bit 1 SM1	Mode	Descripti	on Baud Ra	te			
6	SM1	0 0 1 1	0 1 0 1	0 1 2 3	Shift Reg 8-bit UA 9-bit UA 9-bit UA	rister F <sub>XTAL</sub> / RT Variabl RT F <sub>XTAL</sub> /	– 12 (/6 in X2 mode) e 64 or F <sub>XTAL</sub> /32 (/32			
5	SM2	Clear to o Set to ena	lisable mul	ltiprocessor con rocessor comm	cessor Communic nmunication feature unication feature in	re.	d eventually mode	1. This bit should		
4	REN			al reception.						
3	TB8	Clear to t	ransmit a l	th bit to transport ogic 0 in the 9t fic 1 in the 9th 1	<b>mit in modes 2 an</b> h bit. bit.	d 3.				
2	RB8	Cleared t Set by ha	oy hardwar rdware if 9	e if 9th bit received	modes 2 and 3 ived is a logic 0. is a logic 1. received stop bit. I	n mode 0 RB8 is	not used.			
1	TI		acknowledg	ge interrupt.	th bit time in mode	e 0 or at the begin	ning of the stop bit	in the other		
0	RI		acknowledg	ge interrupt. he end of the 8	th bit time in mode	e 0, see Figure 5.	and Figure 6. in the	e other modes.		

Reset Value = 0000 0000b Bit addressable



#### Table 6. PCON Register

#### PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0			
SMOD1	SMOD	-	POF	GF1	GF0	PD	IDL			
Bit Number	Bit Mnemonic		Description							
7	SMOD1		<b>Set to select double baud rate in mode 1, 2 or 3.</b>							
6	SMOD0	Clear to select S	ferial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.							
5	-	<b>Reserved</b> The value read f	Reserved The value read from this bit is indeterminate. Do not set this bit.							
4	POF		ze next reset type. when VCC rises f	rom 0 to its nomin	al voltage. Can also	be set by softwar	e.			
3	GF1		<b>ag</b> for general purpos eneral purpose usa							
2	GF0		<b>ag</b> for general purpos eneral purpose usa							
1	PD	Cleared by hard	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.							
0	IDL	Idle mode bit Clear by hardwa Set to enter idle	re when interrupt mode.	or reset occurs.						


Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.



#### 6.4 Interrupt System

The TS80C31X2 has a total of 5 interrupt vectors: two external interrupts ( $\overline{INT0}$  and  $\overline{INT1}$ ), two timer interrupts (timers 0 and 1) and the serial port interrupt. These interrupts are shown in Figure 7.



#### Figure 7. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 8.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 9.) and in the Interrupt Priority High register (See Table 10.). shows the bit values and priority levels associated with each combination.



#### Table 7. Priority Level Bit Values

IPH.x	IP.x	Interrupt Level Priority		
0	0	0 (Lowest)		
0	1	1		
1	0	2		
1	1	3 (Highest)		

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

#### Table 8. IE Register

#### IE - Interrupt Enable Register (A8h)

7	6	5	4	3	2	1	0
EA	-	-	ES	ET1	EX1	ET0	EX0

Bit Number	Bit Mnemonic	Description
7	EA	Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt enable bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	ES	Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt.
3	ET1	Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.
2	EX1	External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.
1	ET0	Timer 0 overflow interrupt Enable bit         Clear to disable timer 0 overflow interrupt.         Set to enable timer 0 overflow interrupt.
0	EX0	External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.

Reset Value = 0XX0 0000b Bit addressable



#### IP - Interrupt Priority Register (B8h)

7	6	5	4	3	2	1	0		
-	-	-	PS	PT1	PX1	РТО	PX0		
Bit Number	Bit Mnemonic		Description						
7	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.						
6	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.						
5	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	PS	Serial port Priori Refer to PSH	t <b>y bit</b> for priority level.						
3	PT1		interrupt Priority h for priority level.	bit					
2	PX1	External interrup Refer to PX1F	<b>t 1 Priority bit</b> I for priority level.						
1	PT0		Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level.						
0	PX0	External interrup Refer to PX0F	t 0 Priority bit I for priority level.						

Reset Value = XXX0 0000b Bit addressable



#### Table 10. IPH Register

#### IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0
-	-	-	PSH	PT1H	PX1H	РТОН	РХОН

			1511	11111	IAIII	11011	1 Л011		
Bit Number	Bit Mnemonic			Descrip	tion				
7	-	Reserved The value read f	rom this bit is inde	terminate. Do not s	set this bit.				
6	-	Reserved The value read f	rom this bit is inde	terminate. Do not s	set this bit.				
5	-	Reserved The value read f	eserved The value read from this bit is indeterminate. Do not set this bit.						
4	PSH	Serial port Priority <u>PSH</u> 0 0 1 1 1	High bit <u>PS</u> 0 1 0 1 1	<u>Priority Level</u> Lowest Highest					
3	PT1H	Timer 1 overflow in           PT1H           0           1           1	terrupt Priority F <u>PT1</u> 0 1 0 1	<b>ligh bit</b> <u>Priority Level</u> Lowest Highest					
2	PX1H	External interrupt <u>PX1H</u> 0 0 1 1 1	1 Priority High bi <u>PX1</u> 0 1 0 1 1	t <u>Priority Level</u> Lowest Highest					
1	РТОН	Timer 0 overflow in <u>PT0H</u> 0           1           1	terrupt Priority F <u>PTO</u> 0 1 0 1 1	<b>ligh bit</b> <u>Priority Level</u> Lowest Highest					
0	РХОН	External interrupt ( <u>PX0H</u> 0 1 1 1	0 Priority High bi <u>PX0</u> 0 1 0 1	t <u>Priority Level</u> Lowest Highest					

Reset Value = XXX0 0000b Not bit addressable



#### 6.5 Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give and indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The over way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

#### 6.6 Power-Down Mode


To save maximum power, a power-down mode can be invoked by software (Refer to Table 6., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated.  $V_{CC}$  can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts  $\overline{INT0}$  and  $\overline{INT1}$  are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 8. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C31X2 into power-down mode.



#### Figure 8. Power-Down Exit Waveform

Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content. NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.



Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

Table 11. The state of ports during idle and power-down modes



### 6.7 ONCE<sup>TM</sup> Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using TS80C31X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C31X2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and  $\overline{\text{PSEN}}$  is high.
- Hold ALE low as RST is deactivated.

While the TS80C31X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

#### Table 12. External Pin Status during ONCE Mode

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active



#### 6.8 Power-Off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by  $V_{CC}$  switch-on. A warm start reset occurs while  $V_{CC}$  is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 13.). POF is set by hardware when  $V_{CC}$  rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

#### Table 13. PCON Register

#### PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0			
SMOD1	SMOD	) -	- POF GF1 GF0				IDL			
Bit Number	Bit Mnemonic		Description							
7	SMOD1		<b>Set</b> to select double baud rate in mode 1, 2 or 3.							
6	SMOD0	Clear to select	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.							
5	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
4	POF		ize next reset type. e when V <sub>CC</sub> rises fr	om 0 to its nomina	l voltage. Can also	be set by software	2.			
3	GF1		<b>lag</b> for general purpose general purpose usa							
2	GF0		<b>lag</b> for general purpose general purpose usa							
1	PD	Cleared by hard	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.							
0	IDL	Idle mode bit Clear by hardw Set to enter idle	are when interrupt of mode.	or reset occurs.						

Reset Value = 00X1 0000b Not bit addressable