

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Tsi350A™ PCI-to-PCI Bridge User Manual

80D5000_MA001_08

September 5, 2009

6024 Silver Creek Valley Road, San Jose, California 95138
Telephone: (800) 345-7015 • (408) 284-8200 • FAX: (408) 284-2775
Printed in U.S.A.
©2009 Integrated Device Technology, Inc.

GENERAL DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

CODE DISCLAIMER

Code examples provided by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of the code examples below is completely at your own risk. IDT MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE NONINFRINGEMENT, QUALITY, SAFETY OR SUITABILITY OF THE CODE, EITHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. FURTHER, IDT MAKES NO REPRESENTATIONS OR WARRANTIES AS TO THE TRUTH, ACCURACY OR COMPLETENESS OF ANY STATEMENTS, INFORMATION OR MATERIALS CONCERNING CODE EXAMPLES CONTAINED IN ANY IDT PUBLICATION OR PUBLIC DISCLOSURE OR THAT IS CONTAINED ON ANY IDT INTERNET SITE. IN NO EVENT WILL IDT BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, INCIDENTAL, INDIRECT, PUNITIVE OR SPECIAL DAMAGES, HOWEVER THEY MAY ARISE, AND EVEN IF IDT HAS BEEN PREVIOUSLY ADVISED ABOUT THE POSSIBILITY OF SUCH DAMAGES. The code examples also may be subject to United States export control laws and may be subject to the export or import laws of other countries and it is your responsibility to comply with any applicable laws or regulations.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

- 1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

IDT, the IDT logo, and Integrated Device Technology are trademarks or registered trademarks of Integrated Device Technology, Inc.

This section discusses the following topics:

- "Scope" on page 3
- "Document Conventions" on page 3
- "Revision History" on page 4

Scope

The *Tsi350A PCI-to-PCI Bridge User Manual* discusses the features, capabilities, and configuration requirements for the *Tsi350A*. It is intended for hardware and software engineers who are designing system interconnect applications with the device.

Document Conventions

This document uses the following conventions.

Non-differential Signal Notation

Non-differential signals are either active-low or active-high. An active-low signal has an active state of logic 0 (or the lower voltage level), and is denoted by a lowercase "b". An active-high signal has an active state of logic 1 (or the higher voltage level), and is not denoted by a special character. The following table illustrates the non-differential signal naming convention.

State	Single-line signal	Multi-line signal
Active low	NAME_b	NAMEn[3]
Active high	NAME	NAME[3]

Object Size Notation

- A *byte* is an 8-bit object.
- A word is a 16-bit object.
- A doubleword (Dword) is a 32-bit object.

Numeric Notation

• Hexadecimal numbers are denoted by the prefix 0x (for example, 0x04).

- Binary numbers are denoted by the prefix 0b (for example, 0b010).
- Registers that have multiple iterations are denoted by {x..y} in their names; where x is first register and address, and y is the last register and address. For example, REG{0..1} indicates there are two versions of the register at different addresses: REG0 and REG1.

Symbols



This symbol indicates a basic design concept or information considered helpful.



This symbol indicates important configuration information or suggestions.



This symbol indicates procedures or operating levels that may result in misuse or damage to the device.

Document Status Information

- Advance Contains information that is subject to change, and is available once prototypes are released to customers.
- Preliminary Contains information about a product that is near production-ready, and is revised as required.
- Formal Contains information about a final, customer-ready product, and is available once the product is released to production.

Revision History

80D5000 MA001 08, Formal, September 2009

This document was rebranded as IDT. It does not include any technical changes.

80D5000 MA001 07, Formal, April 2008

This document supports the production version of the Tsi350A. The asynchronous mode functionality was removed from this document. Information has been removed from "Secondary Clock Outputs" on page 84 and pin 52 in "208-pin PQFP Pin List" on page 104 was changed from ASYNC_MODE to VSS.

80D5000 MA001 06, Formal, January 2008

This document supported the production version of the Tsi350A. The Tsi350A is a performance enhancement of the Tsi350 and there are no functional changes between the devices. All technical information in this document applies to both the Tsi350 and the Tsi350A.

80D5000_MA001_05, Formal, August 2007

The changes to this document were minor and include register address clarifications in the register chapter and a compliance list added to the overview chapter.

80D5000 MA001 04, Formal, March 2007

The following chapters were extensively edited:

- "Signals and Pinout" on page 93
- "Electrical Characteristics" on page 119
- "Package Information" on page 169

Ab	out th	nis Doc	cument	3		
	Scope	e		3		
	Docu	ment Con	ventions	3		
	Revis	sion Histor	ry	4		
1.	Fun	ctiona	l Overview	17		
••			ew of the Tsi350A			
	1.1		Features			
		1.1.1				
	1.0	1.1.2	Compliance			
	1.2		nal Description			
		1.2.1 1.2.2	PCI Interface			
			JTAG Controller			
	1.2	1.2.3	Hot Swap Interface.			
	1.3		cture			
	1.4					
		1.4.1	Posted Write Queue			
		1.4.2	Delayed Transaction Queue			
		1.4.3	Read Data Queue	24		
2.	PCI Interface					
	2.1	Transac	ction Types.	25		
	2.2	Transac	etion Phases	27		
		2.2.1	Address Phase	27		
		2.2.2	Data Phase	28		
	2.3	Write T	ransactions	28		
		2.3.1	Posted Write Transactions	28		
		2.3.2	Memory Write and Invalidate Transactions	29		
		2.3.3	Delayed Write Transactions	30		
		2.3.4	Write Transaction Address Boundaries			
		2.3.5	Buffering Multiple Write Transactions	31		
	2.4	Read Tr	ransactions	32		
		2.4.1	Calculating the Prefetch Count	33		
		2.4.2	Prefetchable Read Transactions	34		
		2.4.3	Non-Prefetchable Read Transactions	34		
		2.4.4	Read Prefetch Address Boundaries	34		
		2.4.5	Delayed Read Requests	35		
	2.5	Configu	uration Transactions	37		
		2.5.1	Type 0 Access to Tsi350A			
		2.5.2	Type 1 to Type 0 Translation	38		
		2.5.3	Type 1 to Type 1 Forwarding	41		

	2.6	Transac	ction Termination	42		
		2.6.1	Master Termination Initiated by Tsi350A	43		
		2.6.2	Master Abort Received by Tsi350A	43		
		2.6.3	Target Termination Received by Tsi350A	44		
		2.6.4	Target Termination Initiated by Tsi350A	46		
3.	Add	dress C	Decoding	49		
	3.1	Overvie	ew of Address Decoding.	49		
	3.2	Address	s Ranges	49		
	3.3	Address	s Decoding	49		
		3.3.1	Base and Limit Address Registers	50		
		3.3.2	ISA Mode	51		
	3.4	Memor	y Address Decoding	51		
		3.4.1	Memory-Mapped I/O Base and Limit Address Registers	52		
		3.4.2	Prefetchable Memory Base and Limit Address Registers	53		
		3.4.3	Prefetchable Memory 64-Bit Addressing Registers	54		
	3.5	VGA S	Support	55		
		3.5.1	VGA Mode	55		
		3.5.2	VGA Snoop Mode	56		
4.	Tra	Transaction Ordering				
	4.2	Transac	etion Governed by Ordering Rules	57		
	4.3		l Ordering Guidelines			
		4.3.1	Ordering Rules			
5.	Erre	or Han	dling	61		
•	5.2		s Parity Errors			
	5.3		urity Errors			
	3.3	5.3.1	Configuration Write Transactions to Tsi350A Configuration Space			
		5.3.2	Read Transactions			
		5.3.3	Delayed Write Transactions			
		5.3.4	Posted Write Transactions			
	5.4		Error (SERR_b) Reporting			
6.	Fyc	·	Access			
0.	6.1		rent Locks.			
	6.2					
	6.3	Acquiring Exclusive Access Across the Tsi350A				
7.						
/.			rbitration			
	7.1 7.2		PCI Bus Arbitration			
	7.2	•	lary PCI Bus Arbitration			
	1.3	7.3.1	Secondary Bus Arbitration Using the Internal Arbiter			
		7.3.1	Secondary Bus Arbitration Using the Internal Arbiter			
	7.4		Secondary Bus Arbitration Using an External Arbiter			
	, . .	Dusial	кшб	13		

8.	Gen	eral Pu	urpose I/O	77		
	8.1	Overvie	w	. 77		
	8.2		ontrol Registers			
	8.3		rry Clock Control			
	8.4		ertion			
	8.5		tPCI Hot-swap Support			
9.	Clo	cks		83		
	9.1		w			
	9.1		and Secondary Clock Inputs.			
	9.2	9.2.1	Synchronous Secondary Clock Input.			
		9.2.1	Asynchronous Secondary Clock Input.			
	9.3		ry Clock Outputs			
	9.3	9.3.1	Running the Secondary Clock Faster than the Primary Clock.			
		9.3.1	Running the Secondary Clock Paster than the Primary Clock	. 04		
10.	PCI	Power	Management	85		
11.	Res	Reset				
	11.1	Primary	Interface Reset	. 87		
	11.2	•	rry Interface Reset			
	11.3		set			
10		•	ule			
12.						
	12.2		ignal Pins			
	12.3		cess Port (TAP) Controller			
		12.3.1	Instruction Register			
		12.3.2	Bypass Register			
		12.3.3	Boundary-Scan Register			
	12.4	Initializa	ation	. 91		
13.	Sig	nals an	d Pinout	93		
	13.2	Signals		. 95		
		13.2.1	Primary PCI Bus Interface Signals	. 95		
		13.2.2	Secondary PCI Bus Interface Signals	. 97		
		13.2.3	Secondary Bus Arbitration Signals	. 99		
		13.2.4	Clock Signals	100		
		13.2.5	Reset Signals	101		
		13.2.6	Miscellaneous Signals	101		
		13.2.7	JTAG Signals			
		13.2.8	Power and Ground Pins			
	13.3	Pinout .				
		13.3.1	208-pin PQFP Pin List	104		
		13.3.2	256-pin PBGA Pin List			

14.	Elec	ctrical (Characteristics	.119
	14.1	Absolute	e Maximum Ratings	119
	14.2		nended Operating Conditions	
	14.3	Power C	Characteristics	120
	14.4	Power S	upply Sequencing	120
	14.5	DC Spec	cifications	120
	14.6	AC Tim	ing Specifications	122
15.	Rea	isters		.125
_	- 3	15.1.1	Reserved Register Addresses and Fields	
	15.2		PCI Bridge Standard Configuration Registers.	
		15.2.1	Vendor ID Register—Offset 0x00	
		15.2.2	Device ID Register—Offset 0x00	
		15.2.3	Primary Command Register—Offset 0x04	
		15.2.4	Primary Status Register—Offset 0x04.	
		15.2.5	Revision ID Register—Offset 0x08.	
		15.2.6	Programming Interface Register—Offset 0x08	
		15.2.7	Subclass Code Register—Offset 0x08.	
		15.2.8	Base Class Code Register—Offset 0x08	
		15.2.9	Cache Line Size Register—Offset 0x0C	
		15.2.10	Primary Latency Timer Register—Offset 0x0C	
		15.2.11	Header Type Register—Offset 0x0C	135
		15.2.12	Primary Bus Number Register—Offset 0x18	136
		15.2.13	Secondary Bus Number Register—Offset 0x18	136
		15.2.14	Subordinate Bus Number Register—Offset 0x18	137
		15.2.15	Secondary Latency Timer Register—Offset 0x18	137
		15.2.16	I/O Base Address Register—Offset 0x1C	138
		15.2.17	I/O Limit Address Register—Offset 0x1C	138
		15.2.18	Secondary Status Register—Offset 0x1C	139
		15.2.19	Memory Base Address Register—Offset 0x20	141
		15.2.20	Memory Limit Address Register—Offset 0x20	141
		15.2.21	Prefetchable Memory Base Address Register—Offset 0x24	142
		15.2.22	Prefetchable Memory Limit Address Register—Offset 0x24	142
		15.2.23	Prefetchable Memory Base Address Upper 32 Bits Register—Offset 0x28	143
		15.2.24	Prefetchable Memory Limit Address Upper 32 Bits Register—Offset 0x2C	144
		15.2.25	I/O Base Address Upper 16 Bits Register—Offset 0x30	
		15.2.26	I/O Limit Address Upper 16 Bits Register—Offset 0x30	
		15.2.27	ECP Pointer Register—Offset 0x34	
		15.2.28	Interrupt Pin Register—Offset 0x3C	
		15.2.29	Bridge Control Register—Offset 0x3C	
	15.3		Specific Configuration Registers	
		15.3.1	Chip Control Register—Offset 0x40	
		15.3.2	Diagnostic Control Register—Offset 0x40	
		15.3.3	Arbiter Control Register—Offset 0x40	
		15.3.4	Read Transaction Control Register— Offset 0x44	155

		15.3.5	P_SERR_b Event Disable Register—Offset 0x64.	
		15.3.6	GPIO Output Data Register—Offset 0x64.	157
		15.3.7	GPIO Output Enable Control Register—Offset 0x64	158
		15.3.8	GPIO Input Data Register—Offset 0x64	158
		15.3.9	Secondary Clock Control Register—Offset 0x68	159
		15.3.10	P_SERR_b Status Register—Offset 0x68	160
		15.3.11	Capability ID Register—Offset 0xDC	161
		15.3.12	Next Item Pointer Register—Offset 0xDD	161
		15.3.13	Power Management Capabilities Register—Offset 0xDE	162
		15.3.14	Power Management Control and Status Register—Offset 0xE0	163
		15.3.15	PPB Support Extensions Registers—Offset 0xE2	164
		15.3.16	Data Register—Offset 0xE3.	164
		15.3.17	HS Capability ID Register— Offset 0xE4	165
		15.3.18	HS Next Item Pointer Register— Offset 0xE5	165
		15.3.19	HS Control Status Register— Offset 0xE6	166
Α.	Pac	kage Ir	nformation	. 169
	A.1	Package	Characteristics	169
		A.1.1	208-pin PQFP Package	
		A.1.2	256-pin PBGA Package	
	A.2	Thermal	Characteristics	174
		A.2.1	Junction-to-Ambient Thermal Characteristics (Theta ja)	174
		A.2.2	System-level Characteristics	
		A.2.3	Example on Thermal Data Usage	
В.	Ord	ering lı	nformation	. 177
	B.1	•	g Information	
	D. 1	Orucilli	5 mnormation	1//

Figures

Figure 1:	Block Diagram.	18
Figure 2:	System Block Diagram	19
Figure 3:	Tsi350A Downstream Data Path	23
Figure 4:	Type 0 Configuration Transaction	37
Figure 5:	Type 1 Configuration Transaction	37
Figure 6:	Clock Mask Load and Shift Timing	79
Figure 7:	PCI Signal Timing Measurement Conditions	122
Figure 8:	208-pin PQFP Package Diagram - Top View	170
Figure 9:	208-pin PQFP Package Diagram - Side View	171
Figure 10:	208-pin PQFP Package Diagram - Side View	171
Figure 11:	256-pin PBGA Package Diagram - Top View	172
Figure 12:	256-pin PBGA Package Diagram - Bottom View	173
Figure 13.	256-nin PRGA Package Diagram - Side View	173

14 Figures

Tables

Table 1:	Tsi350A PCI Transactions	26
Table 2:	Write Transaction Address Boundaries	31
Table 3:	Read Transaction Prefetching	32
Table 4:	Read Prefetch Address Boundaries	35
Table 5:	Device Number to IDSEL S_AD Pin Mapping	39
Table 6:	Tsi350A Response to Delayed Write Transaction	44
Table 7:	Tsi350A Response to Posted Write Termination	45
Table 8:	Tsi350A Response to Delayed Read Target Termination	46
Table 9:	Summary of Transaction Ordering	59
Table 10:	Clock Mask Data Format	79
Table 11:	Tsi350A Hot-Swap Mode Selection	81
Table 12:	Tsi350A S_CLK_O clock outputs	84
Table 13:	Power Management Transitions	85
Table 14:	JTAG Signal Pins	89
Table 15:	JTAG Instructions	90
Table 16:	Tsi350A Signal Pins	93
Table 17:	Tsi350A Signal Types	94
Table 18:	Primary PCI Bus Interface Signals	95
Table 19:	Secondary PCI Bus Interface Signals	97
Table 20:	Secondary PCI Bus Arbitration Signals	99
Table 21:	Clock Signals	100
Table 22:	Tsi350A Reset Signals	101
Table 23:	Tsi350A Miscellaneous Signals	101
Table 24:	JTAG Signals	103
Table 25:	Power and Ground Pins	103
Table 26:	Tsi350A 208 Pin List	104
Table 27:	Tsi350A 256 Pin List	112
Table 28:	Tsi350A 256 Pin List - Power, Ground, and Reserved	117
Table 29:	Absolute Maximum Ratings	119
Table 30:	Recommended Operating Conditions	119
Table 31:	Power Characteristics	120
Table 32:	Tsi350A DC Specifications	120
Table 33:	33 MHz PCI Signal Timing	
Table 34:	66 MHz PCI Signal Timing	123
Table 35:	Tsi350A Configuration Space	125
Table 36:	Register Access Types	127
Table 37:	PQFP Symbol Values.	169
Table 38:	Thermal Characteristics of the Tsi350A	174
Table 39:	Simulated Junction to Ambient Characteristics	174
Table 40:	Ordering Information	177

16 Tables

1. Functional Overview

This chapter describes the main features and functions of the Tsi350A. The following topics are discussed:

- "Overview of the Tsi350A" on page 17
- "Functional Description" on page 20
- "Architecture" on page 22
- "Data Path" on page 22

1.1 Overview of the Tsi350A

The IDT Tsi350A is a PCI-to-PCI bridge that is fully compliant with *PCI Local Bus Specification*, *Revision 2.3*. The Tsi350A has sufficient clock and arbitration pins to support nine PCI bus master devices directly on its secondary interface.

The Tsi350A allows the two PCI buses to operate concurrently. This means that a master and a target on the same PCI bus can communicate while the other PCI bus is busy. This traffic isolation may increase system performance in applications such as multimedia.

The Tsi350A makes it possible to extend a system's load capability limit beyond that of a single PCI bus by allowing motherboard designers to add more PCI devices or more PCI option card slots than a single PCI bus can support.

The Tsi350A has two identical PCI Interfaces that each handle PCI transactions for its respective bus, and, depending on the type of transaction, can act as either a bus master or a bus slave. These interfaces transfer data and control information flowing to and from the blocks shown in Figure 1.




Figure 1: Block Diagram

Option card designers can use Tsi350A to implement multiple-device PCI option cards. Without a PCI-to- PCI bridge, PCI loading rules would limit option cards to one device. The PCI Local Bus Specification loading rules limit PCI option cards to a single connection per PCI signal in the option card connector. The Tsi350A overcomes this restriction by providing, on the option card, an independent PCI bus to which up to nine devices can be attached.

Figure 2 shows how the Tsi350A enables the design of a multi-component option card or expand existing PCI buses.




Figure 2: System Block Diagram

1.1.1 Features

- Industry-standard 32-bit, 66-MHz PCI bridge
- Fully PCI Local Bus Specification, Revision 2.3 compliant
- Supports up to nine PCI bus masters on the secondary interface
- Ten independent secondary clock outputs to the secondary slots
- Primary and secondary interfaces can be operated using asynchronous clocks
- Secondary clock can either be derived from the input primary clock or supplied by an external clock source
- Secondary clocks can be masked through the GPIO interface during power up
- Supports four independent delayed transactions in each direction
- Supports up to nine secondary requests and grants
- External arbiter support on the secondary bus
- Supports CompactPCI Hot Swap functionality
- C I Power management with D3Hot support with option to disable clocks during D3Hot state
- Supports Bus Locking mechanism
- VGA/Palette memory and I/O decoding options
- Optional non-posted entry flush upon posted writes traveling the same direction
- Compatible with existing solutions from Intel, TI, PLX, and Pericom

1.1.2 Compliance

- PCI-to-PCI Bridge Architecture Specification (Revision 1.1)
- PCI Local Bus Specification (Revision 2.3)
- PCI bus Power Management Interface Specification (Revision 1.1)
- Advanced Configuration Power Interface (ACPI)
- PICMG CompactPCI Hot-Swap Specification (Revision 2.0)

1.2 Functional Description

This chapter outlines functionality of various interfaces and major blocks.

1.2.1 PCI Interface

Tsi350A has two PCI interfaces, one on the primary side and another on the secondary side. These interfaces transfer data/control information to and from BLU (Buffer Logic Unit).

1.2.1.1 Posted Write Buffer

This buffer is used as temporary storage for posted memory write data flowing from one interface to the other. Each posted buffer has a capacity of 128 bytes. The amount of buffer locations allotted for a transaction is dynamic. A single transaction can utilize from one memory location (4 bytes) to 32 memory locations (128 bytes) as needed.

1.2.1.2 Posted Write Queue

Posted Write Queue is used to store control information related to the posted write transaction flowing from one interface to the other. Each Posted Write Queue is a 4-entry FIFO, providing four active posted write transactions in each direction. Data related to each entry is stored in the Posted Write Buffer. Posted Write Queue will accept entry from external master only when at least one entry is free and at least one Q-word space is available in Posted Write Buffer.

1.2.1.3 Non-Posted Buffer

Non-Posted Buffer is used to hold data for read transactions. Each Non-Posted Buffer contains 128 bytes of buffer space. The amount of buffer locations allotted for a transaction is dynamic. A single transaction can utilize from one memory location (4 bytes) to 32 memory locations (128 bytes) as needed. Tsi350A will start giving data on originating bus once the first four locations of the buffer are filled or the transaction is completed on the target bus.

1.2.1.4 Non-Posted Queue

Non-Posted Queue is used to store the control information related to the all non-posted transactions. Each Non-Posted Queue is a 4-entry FIFO, providing 4-active non-posted transactions in each direction. Data related to each entry is stored in the Non-Posted Buffer. The Non-Posted Queue will accept a transaction from external master only when at least one entry is free.

1.2.1.5 Mux Logic

This module arbitrates the transactions from the Posted Queue and Non-Posted Queue.

1.2.1.6 Configuration Space

The configuration registers help the system software to configure behavior of the bridge. The bridge has Type 01 configuration header support as per the specification. All of these registers function exactly as specified in the *PCI to PCI Bridge Architecture Specification, Revision 1.2*. The configuration space can be accessed only from primary bus interface. Tsi350A implements device specific configuration registers to enable software to program the bridge features.

1.2.1.7 Address Decoding Logic

Tsi350A operates in transparent mode. In transparent mode I/O, memory, pre-fetchable memory base and limit, and optional Base Address Registers 0 and 1 define address ranges for the devices residing on secondary bus. All other addresses are assumed to reside on the primary bus. Inverse address decoding determines when to forward a transaction up-stream.

1.2.1.8 Secondary Bus Arbiter

Tsi350A is designed with an internal arbiter that can be enabled through input strap S_CFN_b. The arbiter provides bus arbitration for nine additional masters. The arbiter can be programmed to enable/disable and prioritize each request independently through software.

Tsi350A implements 2-level arbitration scheme. The requesters are divided into 2 groups, a high priority group and a low priority group. Each master can be assigned to either high or low priority group through the configuration register.

1.2.2 JTAG Controller

Tsi350A provides a JTAG test port that is compliant with IEEE Standard 1149.1, *IEEE Standard Test Access Port and Boundary-Scan Architecture*, to facilitate card and board testing using boundary scan techniques. This function consists of five-signal test port interface with signals TCK, TDI, TDO, TMS, and TRST.

1.2.3 Hot Swap Interface

Tsi350A is designed with an interface for Hot Swap support. This allows the user to insert or extract the bridge card without powering down the system. During insertion and extraction process, the bridge indicates to system software about the Hot Swap event by driving HS_ENUM_b. It also provides a visual indication to the user through the HS_LED signal.



Hot-Swap support is implemented in the 208-pin PQFP package only. The 256-pin PBGA package does not support Hot Swap.

1.3 Architecture

Tsi350A internal architecture consists of the following major functions:

- PCI interface control logic for the primary and secondary PCI interfaces
- Data path and data path control logic
- Configuration register and configuration control logic
- · Secondary bus arbiter

1.4 Data Path

The data path consists of a primary-to-secondary data path for transactions and data flowing in the downstream direction and a secondary-to-primary data path for transactions and data flowing in the upstream direction.

Both data paths have the following queues:

- Posted write queue
- Delayed transaction queue
- Read data queue

To prevent deadlocks and to maintain data coherency, a set of ordering rules is imposed on the forwarding of posted and delayed transactions across Tsi350A. The queue structure, along with the order in which the transactions in the queues are initiated and completed, supports these ordering requirements.

Figure 3 shows the Tsi350A data path for the downstream direction, and the following sections describe the data path queues.




Figure 3: Tsi350A Downstream Data Path

1.4.1 Posted Write Queue

The posted write queue contains the address and data of memory write transactions targeted for the opposite interface. The posted write transaction can consist of an arbitrary number of data phases, subject to the amount of space in the queue and disconnect boundaries. The posted write queue can contain multiple posted write transactions. The number of posted write transactions that can be queued at one time is dependent upon their burst size. The posted write queue consists of 128 bytes in each direction.

1.4.2 Delayed Transaction Queue

For a delayed write request transaction, the delayed transaction queue contains the address, bus command, 1 Dword of write data, byte enable bits, and parity. When the delayed write transaction is completed on the target bus, the write completion status is added to the corresponding entry. For a delayed read request transaction, the delayed transaction queue contains the address and bus command - and for non-prefetchable read transactions - the byte enable bits. When the delayed read transaction is completed on the target bus, the read completion status corresponding to that transaction is added to the delayed request entry. Read data is placed in the read data queue. The delayed transaction queue can hold up to four transactions (any combination of read and write transactions).

1.4.3 Read Data Queue

The read data queue contains read data transferred from the target during a delayed read completion. Read data travels in the opposite direction of the transaction. The primary-to secondary read data queue contains read data corresponding to a delayed read transaction residing in the secondary-to-primary delayed transaction queue. The secondary-to-primary read data queue contains read data corresponding to a delayed read transaction in the primary-to-secondary delayed transaction queue. The amount of read data per transaction depends on the amount of space in the queue and disconnect boundaries. Read data for up to four transactions, subject to the burst size of the read transactions and available queue space, can be stored. The read data queue for Tsi350A consists of 128 bytes in each direction.

2. PCI Interface

This chapter discusses the following topics:

- "Transaction Types" on page 25
- "Transaction Phases" on page 27
- "Write Transactions" on page 28
- "Read Transactions" on page 32
- "Configuration Transactions" on page 37
- "Transaction Termination" on page 42

2.1 Transaction Types

This section summarizes the PCI transactions performed by Tsi350A.

Table 1 lists the command code and name of each PCI transaction. The Master and Target columns indicate Tsi350A support for each transaction when Tsi350A initiates transactions as a master, on the primary bus and on the secondary bus, and when Tsi350A responds to transactions as a target, on the primary bus and on the secondary bus.

As indicated in Table 1, the following PCI commands are not supported by Tsi350A:

- Tsi350A never initiates a PCI transaction with a reserved command code and, as a target Tsi350A ignores reserved command codes.
- Tsi350A never initiates an interrupt acknowledge transaction and, as a target, Tsi350A ignores
 interrupt acknowledge transactions. Interrupt acknowledge transactions are expected to reside
 entirely on the primary PCI bus closest to the host bridge.
- Tsi350A does not respond to special cycle transactions. Tsi350A cannot guarantee delivery of a
 special cycle transaction to downstream buses because of the broadcast nature of the special cycle
 command and the inability to control the transaction as a target. To generate special cycle
 transactions on other PCI buses, either upstream or downstream, a Type 1 configuration command
 must be used.