



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



---

**IDT<sup>®</sup>**  
**Tsi620 RapidIO Switch /**  
**RapidIO-to-PCI Bridge**  
  
**User Reference Manual**

**June 4, 2013**  
**Formal Status**

---

---

#### GENERAL DISCLAIMER

Integrated Device Technology, Inc. ("IDT") reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance. IDT does not assume responsibility for use of any circuitry described herein other than the circuitry embodied in an IDT product. Disclosure of the information herein does not convey a license or any other right, by implication or otherwise, in any patent, trademark, or other intellectual property right of IDT. IDT products may contain errata which can affect product performance to a minor or immaterial degree. Current characterized errata will be made available upon request. Items identified herein as "reserved" or "undefined" are reserved for future definition. IDT does not assume responsibility for conflicts or incompatibilities arising from the future definition of such items. IDT products have not been designed, tested, or manufactured for use in, and thus are not warranted for, applications where the failure, malfunction, or any inaccuracy in the application carries a risk of death, serious bodily injury, or damage to tangible property. Code examples provided herein by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of such code examples shall be at the user's sole risk.

Copyright © 6/4/13 Integrated Device Technology, Inc.  
All Rights Reserved.

The IDT logo is registered to Integrated Device Technology, Inc. IDT and CPS are trademarks of Integrated Device Technology, Inc.

---

# Contents

<b>About this Document</b> .....	<b>33</b>
Scope .....	33
Organization .....	33
Conventions .....	34
Revision History .....	35

---

## PART 1: OVERVIEW

---

<b>1. Functional Overview</b> .....	<b>39</b>
1.1 Overview .....	39
1.2 RapidIO Switch (Tsi620 Switch) .....	40
1.3 RapidIO Interface .....	41
1.3.1 Features .....	41
1.3.2 Transaction Flow Overview .....	42
1.3.3 Maintenance Requests .....	42
1.3.4 Control Symbols .....	42
1.4 RapidIO Electrical Interfaces .....	42
1.5 FPGA Interface .....	44
1.6 Multicast Engine .....	45
1.6.1 Multicast Operation .....	45
1.6.2 Features .....	45
1.6.3 Terminology .....	46
1.7 Switch ISF .....	46
1.8 RapidIO-to-PCI Bridge (Tsi620 Bridge) .....	47
1.9 Serial RapidIO Endpoint (SREP) .....	47
1.9.1 RapidIO to Bridge ISF/Register Flow .....	47
1.9.2 Bridge ISF to RapidIO Flow .....	48
1.10 Bridge ISF .....	48
1.11 PCI Interface .....	49
1.12 I <sup>2</sup> C Interface .....	50
1.13 GPIO Interface .....	52
1.14 JTAG Interface .....	52
1.15 Transaction Flow .....	53

---

## PART 2: RAPIDIO SWITCH (Tsi620 SWITCH)

---

<b>2. RapidIO Interface</b> .....	<b>57</b>
2.1 Overview .....	57
2.1.1 Features .....	58
2.1.2 Transaction Flow Overview .....	58
2.1.3 Maintenance Requests .....	59

2.1.4	Control Symbols .....	59
2.2	Transaction Flow .....	59
2.3	Lookup Tables .....	60
2.3.1	Filling the Lookup Tables .....	60
2.3.2	LUT Modes .....	63
2.3.3	Lookup Table Parity .....	68
2.3.4	Lookup Table Error Summary .....	68
2.3.5	Lookup Table Entry States .....	69
2.4	Maintenance Packets .....	70
2.5	Multicast Event Control Symbols .....	72
2.5.1	MCS Reception .....	72
2.5.2	Generating an MCS .....	73
2.5.3	Restrictions .....	73
2.6	Reset Control Symbol Processing .....	74
2.7	Data Integrity Checking .....	74
2.7.1	Packet Data Integrity Checking .....	74
2.7.2	Control Symbol Data Integrity Checking .....	74
2.8	Error Management .....	74
2.8.1	Software Assisted Error Recovery .....	75
2.9	Hot Insertion and Hot Extraction .....	76
2.9.1	Hot Insertion .....	76
2.9.2	Hot Extraction .....	78
2.9.3	Hot Extraction System Notification .....	78
2.10	Loss of Lane Synchronization .....	79
2.10.1	Dead Link Timer .....	80
<b>3.</b>	<b>RapidIO Electrical Interface .....</b>	<b>83</b>
3.1	Overview .....	83
3.2	RapidIO Port Numbering .....	85
3.3	Port Aggregation: 1x and 4x Link Modes .....	85
3.3.1	1x + 1x Configuration .....	86
3.3.2	4x Configuration .....	86
3.4	Clocking .....	87
3.4.1	Changing the Clock Speed .....	89
3.4.2	Changing the Clock Speed Through I2C .....	89
3.4.3	Support for Non-standard Baud Rates .....	90
3.5	Port Power Down .....	90
3.5.1	Default Configurations on Power Down .....	90
3.5.2	Special Conditions for Port 0 Power Down .....	92
3.5.3	Power-down Options .....	92
3.5.4	Configuration and Operation Through Power Down .....	92
3.6	Port Lanes .....	93
3.6.1	Lane Synchronization and Alignment .....	93
3.6.2	Lane Swapping .....	94
3.7	Programmable Transmit and Receive Equalization .....	95
3.7.1	Transmit Drive Level and Equalization .....	95

3.7.2	Receive Equalization .....	96
3.8	Port Loopback Testing .....	96
3.8.1	Digital Equipment Loopback .....	97
3.8.2	Logical Line Loopback .....	98
3.9	Bit Error Rate Testing (BERT).....	98
3.9.1	BERT Pattern Generator .....	98
3.9.2	BERT Pattern Matcher and Error Counter .....	99
3.9.3	Fixed Pattern-based BERT.....	99
<b>4.</b>	<b>FPGA Interface .....</b>	<b>101</b>
4.1	Overview .....	101
4.2	FPGA Electrical Interface .....	102
4.2.1	Link Initialization.....	103
4.2.2	Clocking.....	104
4.2.3	Port Reset .....	106
4.2.4	Port Power Down.....	107
4.2.5	Port Mode Selection.....	107
4.2.6	Lane Swapping.....	107
4.2.7	Loopback Testing .....	107
4.3	FPGA Interface Bit Error Rate Testing (BERT) .....	109
4.3.1	Fixed Pattern-based BERT.....	110
4.3.2	PRBS BERT.....	110
<b>5.</b>	<b>Switch ISF .....</b>	<b>113</b>
5.1	Overview .....	113
5.2	Port Numbering .....	113
5.3	Functional Behavior.....	114
5.3.1	Transfer Modes.....	115
5.4	Arbitration for Egress Port.....	116
5.4.1	Strict Priority Arbitration .....	116
5.4.2	Weighted Round-Robin (WRR) Arbitration .....	117
5.5	Packet Queuing .....	119
5.5.1	Output Queuing on the Egress Port .....	119
5.5.2	Input Queue for the Switch ISF Port .....	121
5.5.3	Input Arbitration.....	122
5.5.4	Input Queuing Model for the Multicast Work Queue .....	126
5.5.5	Input Queuing Model for the Broadcast Buffer .....	126
5.5.6	Output Queuing Model for Multicast.....	127
5.5.7	Bandwidth .....	127
<b>6.</b>	<b>Multicast Engine.....</b>	<b>129</b>
6.1	Overview .....	129
6.1.1	Multicast Operation .....	129
6.1.2	Features .....	130
6.1.3	Terminology .....	130

6.2	Multicast Behavior Overview .....	131
6.2.1	Multicast Group Tables .....	133
6.2.2	Multicast Work Queue .....	142
6.2.3	Broadcast Buffers .....	143
6.3	Arbitration for Multicast Port .....	143
6.4	Error Management .....	144
6.4.1	Packet TEA .....	144
6.4.2	Multicast Packet Stomping .....	145
6.4.3	Multicast Maximum Latency Timer .....	145
6.4.4	Silent Discard of Packets .....	146

## **7. Switch Event Notification .....147**

7.1	Overview .....	147
7.2	Switch Event Summary .....	147
7.3	Switch Error Rate Thresholds .....	154
7.4	Switch Event Capture .....	155
7.5	Switch Port-Write Notifications .....	156
7.5.1	Internal Switch Port Port-Write Notification .....	157
7.5.2	Destination ID .....	157
7.5.3	Payload .....	158
7.5.4	Servicing Port Writes .....	158
7.5.5	Port-writes and Hot Insertion/Hot Extraction Notification .....	159
7.5.6	Port-writes and Multicast .....	159
7.6	Switch Interrupt Notifications .....	159
7.6.1	INT_b Signal .....	161
7.6.2	Switch Interrupt Status Register and Interrupt Handling .....	161
7.6.3	Interrupt Notification and Port Writes .....	163
7.6.4	Reset Control Symbol and Interrupt Handling .....	163

---

## **PART 3: RAPIDIO-to-PCI BRIDGE (Tsi620 BRIDGE)**

---

## **8. SREP Physical Layer .....167**

8.1	Overview .....	167
8.1.1	Features .....	167
8.1.2	Features Not Supported .....	167
8.2	Link Maintenance Functions .....	168
8.2.1	Link Initialization Events .....	171
8.2.2	Bridge Shutdown .....	172
8.2.3	Operation of the Dead Link Timer .....	172
8.2.4	Software-assisted Error Recovery .....	172
8.2.5	SREP Hot Insertion and Extraction .....	173
8.2.6	Port Loopback Testing .....	174
8.3	Physical Layer Events .....	175
8.3.1	Multicast-event Control Symbols .....	175
8.3.2	Reset Control Symbol Processing .....	176

8.4	Data Integrity Checking . . . . .	176
8.4.1	Packet Data Integrity Checking . . . . .	176
8.4.2	Data Path ECC . . . . .	177
8.5	RapidIO Physical Layer Flow Control. . . . .	177
8.5.1	SREP Physical Layer Watermarks . . . . .	177
8.5.2	Buffer Release Management . . . . .	179
8.6	Physical Layer Debug Capabilities . . . . .	180
<b>9.</b>	<b>SREP Transport Layer . . . . .</b>	<b>181</b>
9.1	Overview . . . . .	181
9.2	8/16-bit Destination ID Support. . . . .	181
9.2.1	Primary Destination ID Checking . . . . .	182
9.2.2	Secondary Destination ID Management . . . . .	183
9.2.3	Destination ID Initialization. . . . .	184
9.3	Register Access Source ID Management. . . . .	185
9.4	Packet Transfer and Filtering . . . . .	186
9.5	Bridge ISF to RapidIO Arbitration and Flow Control . . . . .	186
9.6	Transport Layer Events . . . . .	187
9.6.1	Illegal Target Event . . . . .	187
9.6.2	R2I Stomped Packet Event. . . . .	187
9.6.3	R2I CRC Error Event. . . . .	188
9.6.4	Packet TTL Expired. . . . .	188
<b>10.</b>	<b>SREP Logical Interface . . . . .</b>	<b>189</b>
10.1	Overview . . . . .	189
10.2	RapidIO Logical Layer Protocol Support . . . . .	191
10.2.1	Maintenance Transactions . . . . .	193
10.2.2	NWRITE . . . . .	193
10.2.3	NWRITE_R . . . . .	193
10.2.4	S_WRITE. . . . .	193
10.2.5	NREAD . . . . .	194
10.2.6	DOORBELLS. . . . .	194
10.3	Register Access Support . . . . .	194
10.3.1	Maintenance Read and Write Support . . . . .	195
10.3.2	Accessing Registers Using Logical I/O Transactions . . . . .	195
10.3.3	Restrictions on Register Access. . . . .	196
10.4	Bridging Logical I/O Requests to the Bridge ISF . . . . .	197
10.4.1	Base Address Register (BARs) and Lookup Table (LUT) Operation . . . . .	199
10.4.2	RapidIO to Bridge ISF Packet Segmentation and Reassembly . . . . .	202
10.4.3	RapidIO Request Packet Values in Responses. . . . .	202
10.5	Bridging ISF Requests to RapidIO . . . . .	202
10.5.1	Bridge ISF Transaction Conversion to RapidIO Doorbells. . . . .	206
10.5.2	Bridge ISF-to-RapidIO Request Segmentation And Reassembly . . . . .	207
10.5.3	Bridge ISF-to-RapidIO Error Responses . . . . .	216
10.6	Maintenance Port-Write Support . . . . .	216
10.6.1	Receiving Port-Writes . . . . .	216



---

10.6.2	Software Testing of Port-Write Reception . . . . .	217
10.6.3	Event Notification Port-Write Transmission . . . . .	217
10.6.4	SREP Port-Write Transmit Trigger Register Transmission . . . . .	218
10.7	RapidIO Doorbell Request Handling . . . . .	219
10.8	Transaction Ordering and Synchronization . . . . .	221
10.8.1	I2R Transaction Synchronization . . . . .	222
10.8.2	Synchronization of Data Path Control Register Changes . . . . .	222
10.8.3	NWRITE_R Response Completion . . . . .	223
10.9	Logical Layer Flow Control . . . . .	223
10.9.1	Rules for Programming Watermarks . . . . .	224
10.9.2	Buffer Release Management . . . . .	225
10.9.3	Cut-through Operation . . . . .	227
10.9.4	RapidIO R2I Buffer Reservation . . . . .	227
10.9.5	Register Transaction Flow Control . . . . .	228
10.10	Transaction End-to-End Time-to-Live . . . . .	228
10.11	Logical I/O Packet Events . . . . .	230
10.11.1	Precedence of Logical I/O Packet Errors . . . . .	230
10.11.2	Logical I/O Packet Response Timeout Events . . . . .	231
10.11.3	RapidIO Logical Layer Time-to-Live Expired . . . . .	232
10.11.4	RapidIO Unsupported Transaction Events . . . . .	233
10.11.5	RapidIO Illegal Transaction Events . . . . .	235
10.11.6	RapidIO Unexpected Response . . . . .	236
10.11.7	RapidIO Error Response Events . . . . .	237
10.11.8	RapidIO Doorbell Error Response Events . . . . .	237
10.11.9	RapidIO OOB Request Event . . . . .	238
10.11.10	RapidIO Illegal Register Access . . . . .	239
10.11.11	RapidIO Spoof Response Event . . . . .	240
10.11.12	RapidIO-to-Bridge ISF Parity Error . . . . .	241
10.11.13	RapidIO Read Denied Event . . . . .	244
10.11.14	RapidIO Write Denied Event . . . . .	244
10.11.15	RapidIO LUT Entry Boundary Crossing Event . . . . .	245
10.12	Bridge ISF Error Conditions . . . . .	246
10.12.1	Precedence of Bridge ISF Errors . . . . .	247
10.12.2	Bridge ISF Response Timeout Events . . . . .	247
10.12.3	Bridge ISF Unsupported Transaction Events . . . . .	249
10.12.4	Bridge ISF Unexpected Response . . . . .	250
10.12.5	Bridge ISF Error Response Events . . . . .	250
10.12.6	Bridge ISF OOB Request Event . . . . .	251
10.12.7	Bridge ISF Unsegmentable Request . . . . .	252
10.12.8	Bridge ISF-to-RapidIO Parity Error . . . . .	253
10.12.9	ECC Error in Data Path . . . . .	256
10.12.10	Read Denied Event . . . . .	259
10.12.11	Write Denied Event . . . . .	259
10.12.12	Bridge ISF LUT Entry Boundary Crossing Event . . . . .	260
10.12.13	Bridge ISF Byte Enables Discontiguous Event . . . . .	261

10.12.14	R2R Time-to-Live Expired	261
10.12.15	Register Access Response Time-to-Live Expired	262
10.12.16	I2R Transaction Time-to-Live Expired	263
10.12.17	Transfer Error Acknowledge Event (TEA)	264
10.12.18	Physical Link Transmission Failure	264
<b>11.</b>	<b>SREP Event Management Support</b>	<b>265</b>
11.1	Overview	265
11.2	Event Summary	266
11.3	Port-Writes	272
11.3.1	Servicing Port-Writes from “SREP Port-Write Transmit Trigger Register”	272
11.4	Multicast-Event Control Symbol (MECS)	272
11.5	Reset Request Reception	272
11.6	Event Capture	272
11.6.1	RapidIO Logical/Transport Error Information Registers	272
11.6.2	SREP Bridge ISF Event Information Registers	277
11.6.3	Debug Support	281
11.7	Event Notification and Register Hierarchy	281
11.7.1	Physical Layer Error Detect Register Event Information	285
11.7.2	Logical/Transport Layer Error Detect Register Event Information	287
11.7.3	Bridge ISF Logical Error Detect Register Event Information	297
11.7.4	Implementation-Specific Physical Layer Events and Event Handling	303
<b>12.</b>	<b>Bridge ISF</b>	<b>305</b>
12.1	Overview	305
12.2	Port Numbering	305
12.3	ECC Protection	305
12.3.1	Enabling ECC	306
12.3.2	ECC Generation	306
12.3.3	Correctable Error Detection	306
12.3.4	Uncorrectable Error Detection	306
12.3.5	Error Logging	306
12.3.6	Global Status Reporting	306
12.3.7	ECC Configuration for Tsi620	307
12.3.8	Transaction Timeout	307
<b>13.</b>	<b>PCI Interface</b>	<b>309</b>
13.1	Overview	310
13.1.1	Terms	311
13.2	Design Considerations	311
13.2.1	Functional Constraints	311
13.2.2	Allowable Disconnect Boundaries	311
13.2.3	Prefetchable Memory Reads	312
13.2.4	I/O Reads/Writes	312
13.2.5	Configuration Operations	312
13.2.6	Parity Across PCI	313

13.3	Transaction Mapping . . . . .	313
13.3.1	PCI Posted Writes . . . . .	313
13.3.2	PCI Requests . . . . .	313
13.4	Transaction Ordering Rules . . . . .	313
13.5	Addressing . . . . .	314
13.5.1	Bridge ISF to PCI Address Decoding . . . . .	315
13.5.2	Bridge ISF to PCI Address Translation . . . . .	320
13.5.3	PCI-to-Bridge ISF Address Decoding . . . . .	323
13.5.4	Route Mapping . . . . .	325
13.5.5	Indexed Lookup Table . . . . .	326
13.6	Error Handling . . . . .	327
13.6.1	PCI Read Transactions . . . . .	327
13.6.2	PCI Error Response Tables . . . . .	328
13.7	Interrupt Handling . . . . .	331
13.7.1	MSI Handling . . . . .	333
13.8	Clock Generation . . . . .	333
13.8.1	PLLs . . . . .	333
13.9	Reset Options . . . . .	335
13.10	Initialization . . . . .	335
13.11	Power Management . . . . .	335
13.12	Endian Modes . . . . .	336
13.12.1	Byte/Word Swap Impact on Internal Register Access . . . . .	336
13.13	Vital Product Data . . . . .	337
13.13.1	Reading VPD Data . . . . .	338
13.13.2	Writing VPD Data . . . . .	338
13.14	Slot Numbering . . . . .	339
13.15	Bus Arbitration . . . . .	339
13.15.1	Fairness Algorithm . . . . .	339
13.15.2	Bus Parking . . . . .	341

---

## PART 4: SECONDARY INTERFACES

---

<b>14.</b>	<b>Interrupt Controller . . . . .</b>	<b>345</b>
14.1	Overview . . . . .	345
14.2	Reset Event Sources . . . . .	345
14.2.1	PCI Reset Request Event . . . . .	346
14.2.2	SREP Reset Request Event . . . . .	346
14.2.3	Switch Port Reset Request Event . . . . .	346
14.3	Non-Reset Event Sources . . . . .	347
14.3.1	PCI Event . . . . .	347
14.3.2	I <sup>2</sup> C Event . . . . .	347
14.3.3	Bridge ISF Event . . . . .	347
14.3.4	Switch Event . . . . .	347
14.3.5	GPIO Events . . . . .	347
14.3.6	SREP Event Sources . . . . .	348

14.3.7	Clock Generator Event .....	348
14.4	Non-Reset Event Notification .....	348
14.4.1	Tsi620 INT_b Signal .....	348
14.4.2	PCI Event Notification .....	348
14.4.3	SREP Event Notification .....	349
14.4.4	Switch Event Notification .....	349
14.5	Event Mapping .....	350
<b>15.</b>	<b>GPIO Interface .....</b>	<b>351</b>
15.1	Overview .....	351
15.2	GPIO as Inputs/Outputs .....	351
15.3	GPIO as Event Sources .....	351
<b>16.</b>	<b>I<sup>2</sup>C Interface .....</b>	<b>353</b>
16.1	Overview .....	353
16.2	Protocol Overview .....	355
16.3	Block Diagram .....	356
16.4	Tsi620 as I <sup>2</sup> C Master .....	358
16.4.1	Master Clock Generation .....	360
16.4.2	Master Bus Arbitration .....	360
16.4.3	Master External Device Addressing .....	361
16.4.4	Master Peripheral Addressing .....	361
16.4.5	Master Data Transactions .....	361
16.5	Tsi620 as I <sup>2</sup> C Slave .....	362
16.5.1	Slave Clock Stretching .....	363
16.5.2	Slave Device Addressing .....	364
16.5.3	Slave Peripheral Addressing .....	364
16.5.4	External I <sup>2</sup> C Register Map .....	365
16.5.5	Slave Write Data Transactions .....	366
16.5.6	Slave Read Data Transactions .....	367
16.5.7	Slave Internal Register Accesses .....	367
16.5.8	Slave Access Examples .....	368
16.5.9	Resetting the I <sup>2</sup> C Slave Interface .....	371
16.6	Mailboxes .....	371
16.6.1	Incoming Mailbox .....	372
16.6.2	Outgoing Mailbox .....	373
16.7	SMBus Support .....	373
16.7.1	Unsupported SMBus Features .....	373
16.7.2	SMBus Protocol Support .....	374
16.7.3	SMBus Alert Response Protocol Support .....	376
16.8	Boot Load Sequence .....	376
16.8.1	Idle Detect .....	378
16.8.2	EEPROM Reset Sequence .....	378
16.8.3	Wait for Bus Idle .....	378
16.8.4	EEPROM Device Detection .....	379
16.8.5	Loading Register Data from EEPROM .....	379

16.8.6	Chaining	380
16.8.7	EEPROM Data Format	380
16.8.8	I2C Boot Time	382
16.8.9	Accelerating Boot Load	383
16.9	Error Handling	384
16.10	Interrupt Handling	386
16.11	Events versus Interrupts	387
16.12	Timeouts	389
16.13	Bus Timing	393
16.13.1	Start/Restart Condition Setup and Hold	395
16.13.2	Stop Condition Setup	395
16.13.3	I2C_SD Setup and Hold	395
16.13.4	I2C_SCLK Nominal and Minimum Periods	396
16.13.5	Idle Detect Period	396
<b>17.</b>	<b>JTAG Interface</b>	<b>397</b>
17.1	Overview	397
17.2	JTAG Device Identification Number	397
17.3	JTAG Register Access	398
17.3.1	Format	398
17.3.2	Write Access to Registers from the JTAG Interface	398
17.3.3	Read Access to Registers from the JTAG Interface	399

---

## PART 5: OTHER TOPICS

---

<b>18.</b>	<b>Signal Descriptions</b>	<b>403</b>
18.1	Overview	403
18.2	RapidIO Signals	404
18.3	FPGA Interface Signals	407
18.4	Multicast Event Control Symbol Signals	408
18.5	PCI Signals	408
18.6	I <sup>2</sup> C Signals	411
18.7	JTAG Signals	412
18.8	Interrupt Signals	413
18.9	GPIO Signals	413
18.10	Clock and Reset Signals	413
18.11	Power-up Configuration Signals	414
18.12	Power Supply Signals	422
<b>19.</b>	<b>Clock, Reset, Power-up, and Initialization Options</b>	<b>423</b>
19.1	Clocks	423
19.1.1	SMAC Clock Architecture	426
19.1.2	SerDes Clocks	426
19.1.3	Reference Clocks	427
19.1.4	Clock Domains	427

19.1.5	Clock Gating	428
19.2	Resets	428
19.2.1	Chip Reset	429
19.2.2	Block Reset	430
19.2.3	Switch Reset	431
19.2.4	Bridge Reset	434
19.2.5	I2C Boot	435
19.2.6	JTAG Reset	436
19.2.7	Recommended System Designs	436
19.3	Power-up	438
19.3.1	Power-up Option Signals	438
19.3.2	Default Port Speed	438
19.3.3	Port Power-up and Power-down	438
19.4	Initialization	438
19.4.1	Initializing the Tsi620 from RapidIO	439
19.4.2	Initializing the Tsi620 from PCI	439
19.4.3	Initializing the SREP	439
<b>20.</b>	<b>Electrical Characteristics</b>	<b>443</b>
20.1	Absolute Maximum Ratings	443
20.2	Recommended Operating Conditions	444
20.3	Power Characteristics	445
20.3.1	Power Consumption	445
20.3.2	Power Sequencing	446
20.4	AC/DC Signal Characteristics	447
20.4.1	SerDes Receiver (SP{n}_RD_p/n)	447
20.4.2	SerDes Transmitter (SP{n}_TD_p/n)	448
20.4.3	Reference Clock (S_CLK_p/n)	448
20.4.4	PCI Interface Signals	450
20.4.5	Interrupt Controller Signal Timing	453
20.4.6	Clock Generator AC Signal Timing	455
20.4.7	HSTL (FPGA Interface) Signals	456
20.4.8	LVTTL I/O and Open Drain Signals	458
20.4.9	I2C Interface	460
20.4.10	Boundary Scan Test Interface Timing	461
<b>21.</b>	<b>Performance Information</b>	<b>463</b>
21.1	Tsi620 Switch Performance	463
21.1.1	Throughput	463
21.1.2	Latency	463
21.1.3	Performance Monitoring	464
21.1.4	Configuring the Tsi620 Switch for Performance Measurements	467
21.1.5	Port-to-Port Performance Characteristics	469
21.1.6	Packet Throughput Performance	470
21.1.7	Multicast Performance	471
21.1.8	Congestion Detection and Management	472

21.2	Tsi620 Bridge Performance .....	477
21.2.1	Register Settings .....	477
21.2.2	Throughput .....	478
21.2.3	Latency .....	481
<b>22.</b>	<b>Packaging .....</b>	<b>483</b>
22.1	Mechanical Diagrams .....	484
22.2	Thermal Characteristics .....	485
22.3	Moisture Sensitivity .....	486
<b>23.</b>	<b>Ordering Information .....</b>	<b>487</b>
23.1	Part Numbers .....	487

---

## PART 6: REGISTERS

---

<b>24.</b>	<b>Register Access .....</b>	<b>491</b>
24.1	Overview of Device Register Map .....	491
24.1.1	Register Access Sizes .....	494
24.1.2	Reserved Register Addresses and Fields .....	494
24.2	Conventions .....	495
24.2.1	Endianness .....	495
<b>25.</b>	<b>RapidIO Registers .....</b>	<b>497</b>
25.1	Overview .....	497
25.1.1	Reserved Register Addresses and Fields .....	498
25.1.2	Ports .....	498
25.2	Conventions .....	499
25.3	Register Map .....	500
25.4	RapidIO Logical Layer and Transport Layer Registers .....	511
25.4.1	RapidIO Device Identity CAR .....	512
25.4.2	RapidIO Device Information CAR .....	513
25.4.3	RapidIO Assembly Identity CAR .....	514
25.4.4	RapidIO Assembly Information CAR .....	515
25.4.5	RapidIO Processing Element Features CAR .....	516
25.4.6	RapidIO Switch Port Information CAR .....	518
25.4.7	RapidIO Source Operation CAR .....	519
25.4.8	RapidIO Switch Multicast Support CAR .....	520
25.4.9	RapidIO Route LUT Size CAR .....	521
25.4.10	RapidIO Switch Multicast Information CAR .....	522
25.4.11	RapidIO Host Base Device ID Lock CSR .....	523
25.4.12	RapidIO Component Tag CSR .....	524
25.4.13	RapidIO Route Configuration DestID CSR .....	525
25.4.14	RapidIO Route Configuration Output Port CSR .....	526
25.4.15	RapidIO Route LUT Attributes (Default Port) CSR .....	527
25.4.16	RapidIO Multicast Mask Configuration Register .....	528

25.4.17	RapidIO Multicast DestID Configuration Register . . . . .	530
25.4.18	RapidIO Multicast DestID Association Register . . . . .	531
25.5	RapidIO Physical Layer Registers . . . . .	533
25.5.1	RapidIO 1x or 4x Switch Port Maintenance Block Header . . . . .	534
25.5.2	RapidIO Switch Port Link Timeout Control CSR . . . . .	535
25.5.3	RapidIO Switch Port General Control CSR . . . . .	536
25.5.4	RapidIO Serial Port x Link Maintenance Request CSR . . . . .	537
25.5.5	RapidIO Serial Port x Link Maintenance Response CSR . . . . .	539
25.5.6	RapidIO Serial Port x Local ackID Status CSR . . . . .	540
25.5.7	RapidIO Port x Error and Status CSR . . . . .	542
25.5.8	RapidIO Serial Port x Control CSR . . . . .	545
25.6	RapidIO Error Management Extension Registers . . . . .	549
25.6.1	Port Behavior When Error Rate Failed Threshold is Reached . . . . .	550
25.6.2	RapidIO Error Reporting Block Header Register . . . . .	551
25.6.3	RapidIO Logical and Transport Layer Error Detect CSR . . . . .	552
25.6.4	RapidIO Logical and Transport Layer Error Enable CSR . . . . .	553
25.6.5	RapidIO Logical and Transport Layer Address Capture CSR . . . . .	554
25.6.6	RapidIO Logical and Transport Layer Device ID Capture CSR . . . . .	555
25.6.7	RapidIO Logical and Transport Layer Control Capture CSR . . . . .	556
25.6.8	RapidIO Port Write Target Device ID CSR . . . . .	557
25.6.9	RapidIO Port x Error Detect CSR . . . . .	558
25.6.10	RapidIO Port x Error Rate Enable CSR . . . . .	561
25.6.11	RapidIO Port x Error Capture Attributes CSR and Debug 0 Register . . . . .	563
25.6.12	RapidIO Port x Packet and Control Symbol Error Capture CSR 0 and Debug 1 Register . . . . .	565
25.6.13	RapidIO Port x Packet Error Capture CSR 1 and Debug 2 Register . . . . .	566
25.6.14	RapidIO Port x Packet Error Capture CSR 2 and Debug 3 Register . . . . .	567
25.6.15	RapidIO Port x Packet Error Capture CSR 3 and Debug 4 Register . . . . .	568
25.6.16	RapidIO Port x Error Rate CSR . . . . .	569
25.6.17	RapidIO Port x Error Rate Threshold CSR . . . . .	571
25.7	IDT-Specific RapidIO Registers . . . . .	572
25.7.1	RapidIO Port x Discovery Timer Register . . . . .	574
25.7.2	RapidIO Port x Mode CSR . . . . .	576
25.7.3	RapidIO Port x Multicast-Event Control Symbol and Reset Control Symbol Interrupt CSR . . . . .	578
25.7.4	RapidIO Port x RapidIO Watermarks Register . . . . .	579
25.7.5	RapidIO Port x Route Configuration DestID CSR . . . . .	581
25.7.6	RapidIO Port x Route Configuration Output Port CSR . . . . .	582
25.7.7	RapidIO Port x Local Routing LUT Base CSR . . . . .	583
25.7.8	RapidIO Multicast Write ID x Register . . . . .	584
25.7.9	RapidIO Multicast Write Mask x Register . . . . .	585
25.7.10	RapidIO Port x Control Independent Register . . . . .	586
25.7.11	RapidIO Port x Send Multicast-Event Control Symbol Register . . . . .	589
25.7.12	RapidIO Port x LUT Parity Error Info CSR . . . . .	590
25.7.13	RapidIO Port x Control Symbol Transmit Register . . . . .	591
25.7.14	RapidIO Port x Interrupt Status Register . . . . .	592
25.7.15	RapidIO Port x Interrupt Generate Register . . . . .	595



25.8	IDT-Specific Performance Registers . . . . .	596
25.8.1	RapidIO Port x Performance Statistics Counter 0 and 1 Control Register . . . . .	597
25.8.2	RapidIO Port x Performance Statistics Counter 2 and 3 Control Register . . . . .	602
25.8.3	RapidIO Port x Performance Statistics Counter 4 and 5 Control Register . . . . .	607
25.8.4	RapidIO Port x Performance Statistics Counter 0 Register . . . . .	612
25.8.5	RapidIO Port x Performance Statistics Counter 1 Register . . . . .	613
25.8.6	RapidIO Port x Performance Statistics Counter 2 Register . . . . .	614
25.8.7	RapidIO Port x Performance Statistics Counter 3 Register . . . . .	615
25.8.8	RapidIO Port x Performance Statistics Counter 4 Register . . . . .	616
25.8.9	RapidIO Port x Performance Statistics Counter 5 Register . . . . .	617
25.8.10	RapidIO Port x Transmitter Output Queue Depth Threshold Register . . . . .	618
25.8.11	RapidIO Port x Transmitter Output Queue Congestion Status Register . . . . .	620
25.8.12	RapidIO Port x Transmitter Output Queue Congestion Period Register . . . . .	622
25.8.13	RapidIO Port x Receiver Input Queue Depth Threshold Register . . . . .	623
25.8.14	RapidIO Port x Receiver Input Queue Congestion Status Register . . . . .	625
25.8.15	RapidIO Port x Receiver Input Queue Congestion Period Register . . . . .	627
25.8.16	RapidIO Port x Reordering Counter Register . . . . .	628
25.9	Serial Port Electrical Layer Registers . . . . .	629
25.9.1	BYPASS_INIT Functionality . . . . .	630
25.9.2	RapidIO SMAC x SerDes Configuration Channel 0 Register . . . . .	631
25.9.3	RapidIO SMAC x SerDes Configuration Channel 1 Register . . . . .	634
25.9.4	RapidIO SMAC x SerDes Configuration Channel 2 Register . . . . .	637
25.9.5	RapidIO SMAC x SerDes Configuration Channel 3 Register . . . . .	640
25.9.6	RapidIO SMAC x SerDes Configuration Global Register . . . . .	643
25.9.7	RapidIO SMAC x SerDes Configuration GlobalB Register . . . . .	647
25.9.8	RapidIO SMAC 6 SerDes Configuration GlobalB Register . . . . .	648
25.9.9	RapidIO SMAC x Digital Loopback and Clock Selection Register . . . . .	649
25.9.10	RapidIO SMAC SerDes Output Pins Register . . . . .	655
25.10	FPGA PRBS/BERT Control Registers . . . . .	657
25.10.1	RapidIO SMAC 6 PRBS Control Register . . . . .	657
25.10.2	RapidIO SMAC 6 PRBS Channel 0 Counter 0 Register . . . . .	660
25.10.3	RapidIO SMAC 6 PRBS Channel 0 Counter 1 Register . . . . .	661
25.10.4	RapidIO SMAC 6 PRBS Channel 1 Counter 0 Register . . . . .	662
25.10.5	RapidIO SMAC 6 PRBS Channel 1 Counter 1 Register . . . . .	663
25.10.6	RapidIO SMAC 6 PRBS Channel 2 Counter 0 Register . . . . .	664
25.10.7	RapidIO SMAC 6 PRBS Channel 2 Counter 1 Register . . . . .	665
25.10.8	RapidIO SMAC 6 PRBS Channel 3 Counter 0 Register . . . . .	666
25.10.9	RapidIO SMAC 6 PRBS Channel 3 Counter 1 Register . . . . .	667
25.10.10	RapidIO SMAC 6 BERT Data Register for Channel 0 Register . . . . .	668
25.10.11	RapidIO SMAC 6 BERT Data Register for Channel 1 Register . . . . .	669
25.10.12	RapidIO SMAC 6 BERT Data Register for Channel 2 Register . . . . .	670
25.10.13	RapidIO SMAC 6 BERT Data Register for Channel 3 Register . . . . .	671
25.11	Per Port Copies of Global Registers . . . . .	672
25.11.1	RapidIO Serial Port x Multicast Write ID 0 Register . . . . .	672
25.11.2	RapidIO Serial Port x Multicast Write ID 1 Register . . . . .	673

25.11.3	RapidIO Serial Port x Multicast Write ID 2 Register	674
25.11.4	RapidIO Serial Port x Multicast Write ID 3 Register	675
25.11.5	RapidIO Serial Port x Multicast Write ID 4 Register	676
25.11.6	RapidIO Serial Port x Multicast Write ID 5 Register	677
25.11.7	RapidIO Serial Port x Multicast Write ID 6 Register	678
25.11.8	RapidIO Serial Port x Multicast Write ID 7 Register	679
25.11.9	RapidIO Serial Port x Switch Port Link Timeout Control CSR	680
25.11.10	RapidIO Serial Port x Port Write Target Device ID CSR	681
25.11.11	RapidIO Serial Port x Switch Port General Control CSR	682
25.11.12	RapidIO Serial Port x Component Tag CSR	683
25.11.13	RapidIO Serial Port x Route LUT Attributes (Default Port) CSR	684
25.12	Switch ISF Registers	685
25.12.1	Switch ISF Control Register	685
25.12.2	Switch ISF Interrupt Status Register	687
25.12.3	Switch ISF Broadcast Buffer Maximum Latency Expired Error Register	688
25.12.4	Switch ISF Broadcast Buffer Maximum Latency Expired Override Register	689
25.13	Switch Utility Registers	690
25.13.1	Switch Interrupt Status Register	690
25.13.2	Switch Interrupt Enable Register	692
25.13.3	Switch Port Write Timeout Control Register	693
25.13.4	Switch Port Write Outstanding Request Register	694
25.13.5	Switch MCES Pin Control Register	695
25.14	Multicast Registers	696
25.14.1	RapidIO Multicast Register Version CSR	696
25.14.2	RapidIO Multicast Maximum Latency Counter CSR	697
25.14.3	RapidIO Port x Switch ISF Watermarks Register	698
25.14.4	RapidIO Port x Prefer Unicast and Multicast Packet Priority 0 Register	699
25.14.5	RapidIO Port x Prefer Unicast and Multicast Packet Priority 1 Register	700
25.14.6	RapidIO Port x Prefer Unicast and Multicast Packet Priority 2 Register	701
25.14.7	RapidIO Port x Prefer Unicast and Multicast Packet Priority 3 Register	702
25.15	SerDes Per Lane Register	703
25.15.1	SerDes N Lane 0 Pattern Generator Control Register	704
25.15.2	SerDes N Lane 0 Pattern Matcher Control Register	705
25.15.3	SerDes N Lane 0 Frequency and Phase Value Register	706
25.15.4	SerDes N Lane 1 Pattern Generator Control Register	707
25.15.5	SerDes N Lane 1 Pattern Matcher Control Register	708
25.15.6	SerDes N Lane 1 Frequency and Phase Value Register	709
25.15.7	SerDes N Lane 2 Pattern Generator Control Register	710
25.15.8	SerDes N Lane 2 Pattern Matcher Control Register	711
25.15.9	SerDes N Lane 2 Frequency and Phase Value Register	712
25.15.10	SerDes N Lane 3 Pattern Generator Control Register	713
25.15.11	SerDes N Lane 3 Pattern Matcher Control Register	714
25.15.12	SerDes N Lane 3 Frequency and Phase Value Register	715

<b>26. SREP Registers</b>	<b>717</b>
26.1 Overview	717
26.1.1 Reserved Register Addresses and Fields	717
26.1.2 Conventions	719
26.2 Register Map	719
26.3 RapidIO Capability Registers (0x00000–0x0003F)	720
26.3.1 SREP Device Identity CAR	721
26.3.2 SREP Device Information CAR	722
26.3.3 SREP Assembly Identity CAR	723
26.3.4 SREP Assembly Information CAR	724
26.3.5 SREP Processing Element Features CAR	725
26.3.6 SREP Source Operation CAR	727
26.3.7 SREP Destination Operation CAR	728
26.4 RapidIO Device Control Registers (0x00040–0x000FC)	729
26.4.1 SREP Processing Element Logical Layer Control CSR	729
26.4.2 SREP Local Configuration Space Base Address CSR	730
26.4.3 SREP Base Device ID CSR	731
26.4.4 SREP Host Base Device ID Lock CSR	732
26.4.5 SREP Component Tag CSR	733
26.5 RapidIO Physical Layer Extension Block Registers (0x00100–0x001FC)	734
26.5.1 SREP 1x or 4x RapidIO Port Maintenance Block Header Register	735
26.5.2 SREP Link Timeout Control CSR	736
26.5.3 SREP Response Timeout Control CSR	737
26.5.4 SREP General Control CSR	738
26.5.5 SREP Link Maintenance Request CSR	739
26.5.6 SREP Link Maintenance Response CSR	740
26.5.7 SREP Local ackID Status CSR	741
26.5.8 SREP Error and Status CSR	742
26.5.9 SREP Port Control CSR	745
26.6 RapidIO Error Management Extension Registers (0x00200–0x0026C)	748
26.6.1 SREP Error Reporting Block Header Register	749
26.6.2 SREP Logical and Transport Layer Error Detect CSR	750
26.6.3 SREP Logical and Transport Layer Error Logging Enable CSR	753
26.6.4 SREP Logical and Transport Layer Address Capture CSR	755
26.6.5 SREP Logical and Transport Layer Device ID Capture CSR	756
26.6.6 SREP Logical and Transport Layer Control Capture CSR	757
26.6.7 SREP Port-Write Target Device ID CSR	759
26.6.8 SREP Error Detect CSR	760
26.6.9 SREP Error Rate Enable CSR	762
26.6.10 SREP Error Capture Attributes CSR	764
26.6.11 SREP Packet Error Capture CSR 0	765
26.6.12 SREP Packet Error Capture CSR 1	765
26.6.13 SREP Packet Error Capture CSR 2	766
26.6.14 SREP Packet Error Capture CSR 3	766
26.6.15 SREP Error Rate CSR	767

26.6.16	SREP Error Rate Threshold CSR . . . . .	768
26.7	RapidIO Register Block Description Registers . . . . .	769
26.7.1	SREP IDT First Register Block Address . . . . .	770
26.7.2	SREP IDT Physical Layer Registers Block . . . . .	771
26.7.3	SREP IDT Transport Layer Registers Block . . . . .	772
26.7.4	SREP IDT Logical Layer Registers Block . . . . .	773
26.7.5	SREP IDT Statistics Registers Block . . . . .	774
26.7.6	SREP IDT Event Notification Registers Block . . . . .	775
26.7.7	SREP IDT Physical Layer MAC Registers Block . . . . .	776
26.8	IDT Specific Registers – Physical Layer . . . . .	777
26.8.1	SREP Mode CSR . . . . .	778
26.8.2	SREP Control Independent Register . . . . .	779
26.8.3	SREP Send Multicast-Event Control Symbol Register . . . . .	780
26.8.4	SREP Interrupt Status Register . . . . .	781
26.8.5	SREP Interrupt Generate Register . . . . .	782
26.8.6	SREP Scratch n Register . . . . .	783
26.9	IDT Specific Registers – Transport Layer . . . . .	784
26.9.1	SREP Destination ID Checking Control Register . . . . .	784
26.9.2	SREP Large Secondary Destination ID Checking Control Register . . . . .	786
26.9.3	SREP Register Access Source ID Checking Control Register . . . . .	787
26.9.4	SREP Register Access Small Source ID Checking Control Register . . . . .	788
26.9.5	SREP Large Register Access Source ID Checking Control Register . . . . .	789
26.10	IDT Specific Registers – Logical Layer . . . . .	790
26.10.1	SREP R2I Base Address Register x LUT Control CSR . . . . .	792
26.10.2	SREP R2I Base Address Register x Lower . . . . .	794
26.10.3	SREP R2I LUT and Parity Control Register . . . . .	795
26.10.4	SREP R2I Upper LUT Entry Translation Address Register . . . . .	797
26.10.5	SREP R2I Lower LUT Entry Translation Address Register . . . . .	798
26.10.6	SREP R2I ISF Request Priority Control Register . . . . .	799
26.10.7	SREP R2I ISF Response Priority Control Register . . . . .	800
26.10.8	SREP R2I RapidIO Miscellaneous Control CSR . . . . .	801
26.10.9	SREP R2I Watermarks Register . . . . .	803
26.10.10	SREP R2I Buffer Release Control Register . . . . .	805
26.10.11	SREP R2I ISF Watermarks Control Register . . . . .	807
26.10.12	SREP R2I ISF Buffer Release Control Register . . . . .	808
26.10.13	SREP R2I Transaction Time-To-Live Register . . . . .	810
26.10.14	SREP I2R Base Address Register x LUT Entry CSR . . . . .	811
26.10.15	SREP I2R Base Address Register x Upper . . . . .	813
26.10.16	SREP I2R Base Address Register x Lower . . . . .	814
26.10.17	SREP I2R Doorbell BAR Upper . . . . .	815
26.10.18	SREP I2R Doorbell BAR Lower . . . . .	816
26.10.19	SREP I2R LUT and BAR Parity Control Register . . . . .	817
26.10.20	SREP I2R Upper LUT Entry Translation Register . . . . .	819
26.10.21	SREP I2R Lower LUT Entry Translation Address Register . . . . .	821
26.10.22	SREP I2R LUT Translation Parameters Register . . . . .	822

---

26.10.23	SREP I2R Miscellaneous CSR	824
26.10.24	SREP Port-Write Transmit Trigger Register	825
26.10.25	SREP I2R Transaction Time-To-Live Register	826
26.10.26	SREP I2R Buffer Release Control Register	827
26.10.27	SREP R2R Queue Watermarks Control Register	829
26.10.28	SREP R2R Queue Buffer Release Control Register	830
26.10.29	SREP B2S Buffer Release Control Register	832
26.10.30	SREP R2I Event Status Register	834
26.10.31	SREP R2I Event Status Logging Enable Register	837
26.10.32	SREP R2I Error ISF Command Attributes Capture CSR	838
26.10.33	SREP R2I Error ISF Logical Error Decomposition Attributes Capture CSR	839
26.10.34	SREP Logical and Transport Layer Error Clear CSR	840
26.10.35	SREP R2I BAR and LUT Parity Error Status Register	842
26.10.36	SREP Port-Write Receive Status Register	844
26.10.37	SREP Port-Write 0 Receive Buffer n Registers	846
26.10.38	SREP Port-Write 1 Receive Buffer n Registers	846
26.10.39	SREP ISF Logical Error Detect CSR	847
26.10.40	SREP ISF Logical Error Logging Enable CSR	850
26.10.41	SREP ISF Logical Error Upper Attributes Capture CSR	852
26.10.42	SREP ISF Logical Error Middle Attributes Capture CSR	853
26.10.43	SREP ISF Logical Error Lower Attributes Capture CSR	854
26.10.44	SREP ISF Logical Error RapidIO Routing Attributes Capture CSR	855
26.10.45	SREP ISF Logical Error RapidIO Physical Attributes Capture CSR	856
26.10.46	SREP ISF Logical Error RapidIO Lower Address Capture CSR	857
26.10.47	SREP I2R BAR and LUT Parity Error Status Register	858
26.10.48	SREP ISF ECC Error Status Register	860
26.10.49	SREP ISF Logical Error Generate CSR	862
26.10.50	SREP ISF Response Timeout Register	864
26.10.51	SREP ISF ECC Control Register	865
26.11	IDT Specific Registers – Doorbell Receive	867
26.11.1	SREP Doorbell Receive Control Register	867
26.11.2	SREP Doorbell Receive Data 1 Register	868
26.11.3	SREP Doorbell Receive Data 2 Register	870
26.12	IDT Specific Registers – Statistics	871
26.12.1	SREP ISF Performance Statistics Counter 0 and 1 Control Register	872
26.12.2	SREP ISF Performance Statistics Counter 2 and 3 Control Register	875
26.12.3	SREP ISF Performance Statistics Counter 4 and 5 Control Register	878
26.12.4	SREP ISF Performance Statistics Counter 0 Register	881
26.12.5	SREP ISF Performance Statistics Counter 1 Register	882
26.12.6	SREP ISF Performance Statistics Counter 2 Register	883
26.12.7	SREP ISF Performance Statistics Counter 3 Register	884
26.12.8	SREP ISF Performance Statistics Counter 4 Register	885
26.12.9	SREP ISF Performance Statistics Counter 5 Register	886
26.13	IDT Specific Registers – Event Notification	887
26.13.1	SREP Interrupt Status Register	888

---

26.13.2	SREP Interrupt Event Enable Register . . . . .	889
26.13.3	SREP Port-Write Status Register . . . . .	891
26.13.4	SREP Port-Write Event Enable Register . . . . .	892
26.13.5	SREP Port-Write Transmit on Logical/Transport Event Control Register . . . . .	893
26.13.6	SREP Port-Write Transmit on Logical/Transport Status Event Control Register . . . . .	895
26.13.7	SREP Port-Write Transmit on ISF Event Control Register . . . . .	896
26.13.8	SREP Port-Write Parameters Register . . . . .	899
26.13.9	SREP Interrupt on Logical/Transport Event Control Register. . . . .	901
26.13.10	SREP Interrupt on Logical/Transport Status Event Control Register . . . . .	903
26.13.11	SREP Interrupt on ISF Event Control Register . . . . .	904
26.14	IDT Specific Registers – Electrical Layer . . . . .	907
26.14.1	SREP Digital Loopback and Clock Selection Register . . . . .	907
<b>27.</b>	<b>Bridge ISF Registers . . . . .</b>	<b>911</b>
27.1	Overview . . . . .	911
27.2	Register Map . . . . .	912
27.3	Register Descriptions . . . . .	913
27.3.1	Bridge ISF Port Capability Register . . . . .	913
27.3.2	Bridge ISF Port ECC Control Register . . . . .	914
27.3.3	Bridge ISF Port TEA Timeout Register. . . . .	915
27.3.4	Bridge ISF Port Error Status Register . . . . .	916
27.3.5	Bridge ISF Control Register . . . . .	918
27.3.6	Bridge ISF TEA Interrupt Status Register . . . . .	919
27.3.7	Bridge ISF TEA Interrupt Enable Register . . . . .	920
27.3.8	Bridge ISF TEA Interrupt Set Register . . . . .	921
27.3.9	Bridge ISF ECC CE Interrupt Status Register . . . . .	922
27.3.10	Bridge ISF ECC CE Interrupt Enable Register . . . . .	923
27.3.11	Bridge ISF ECC CE Interrupt Set Register . . . . .	924
27.3.12	Bridge ISF ECC UE Interrupt Status Register. . . . .	925
27.3.13	Bridge ISF ECC UE Interrupt Enable Register . . . . .	926
27.3.14	Bridge ISF ECC UE Interrupt Set Register . . . . .	927
<b>28.</b>	<b>PCI Registers . . . . .</b>	<b>929</b>
28.1	Register Map . . . . .	929
28.2	Configuration Register Map. . . . .	930
28.3	Configuration Register Descriptions . . . . .	931
28.3.1	PCI ID Register . . . . .	931
28.3.2	PCI Control and Status Register. . . . .	932
28.3.3	PCI Class Register . . . . .	935
28.3.4	PCI Miscellaneous 0 Register . . . . .	936
28.3.5	PCI Base Address Register 0 . . . . .	938
28.3.6	PCI Base Address Register 0 Upper . . . . .	939
28.3.7	PCI Base Address Register 2 . . . . .	940
28.3.8	PCI Base Address Register 2 Upper . . . . .	941
28.3.9	PCI Base Address Register 3 . . . . .	942
28.3.10	PCI Base Address Register 3 Upper . . . . .	943

---

28.3.11	PCI Subsystem ID Register . . . . .	944
28.3.12	PCI Expansion ROM Register . . . . .	945
28.3.13	PCI Capability Pointer Register . . . . .	946
28.3.14	PCI Miscellaneous 2 Register . . . . .	947
28.4	Device-specific Register Map . . . . .	948
28.5	Device-specific Register Descriptions . . . . .	949
28.5.1	PCI Miscellaneous Control and Status Register . . . . .	949
28.5.2	PCI SERRn Disable Register . . . . .	952
28.5.3	PCI SERRn Status Register . . . . .	953
28.5.4	PCI Page Size Register . . . . .	954
28.5.5	PCI VPD Control and Status Register . . . . .	958
28.5.6	PCI Slot Identification Capabilities Register . . . . .	959
28.5.7	PCI Power Management Capabilities Register . . . . .	960
28.5.8	PCI Power Management Control and Status Register . . . . .	961
28.5.9	PCI Compact PCI Hot Swap Control and Status Register . . . . .	963
28.5.10	PCI Vital Product Data Capability Register . . . . .	964
28.5.11	PCI Vital Product Data Register . . . . .	965
28.5.12	PCI Message Signaled Interrupt Control Capability Register . . . . .	966
28.5.13	PCI Message Signaled Interrupt Address Register . . . . .	967
28.5.14	PCI Message Signaled Interrupt Address Upper Register . . . . .	967
28.5.15	PCI Message Signaled Interrupt Data Register . . . . .	968
28.5.16	PCI Bus Number Register . . . . .	969
28.6	Miscellaneous Register Map . . . . .	970
28.7	Miscellaneous Register Descriptions . . . . .	972
28.7.1	PCI Arbiter Control and Status Register . . . . .	972
28.7.2	PCI Control and Status Shadow Register . . . . .	974
28.7.3	PCI SERRn Status Shadow Register . . . . .	977
28.7.4	PCI Last Transaction Shadow Register . . . . .	978
28.7.5	PCI Last Upper Address Shadow Register . . . . .	979
28.7.6	PCI Last Lower Address Shadow Register . . . . .	980
28.7.7	PCI Last Attribute Shadow Register . . . . .	981
28.7.8	PCI Interrupt Control Register . . . . .	982
28.7.9	PCI Interrupt Status Register . . . . .	984
28.7.10	PCI Interrupt Enable Register . . . . .	985
28.7.11	PCI Interrupt CSR . . . . .	986
28.7.12	PCI Vendor ID Override Register . . . . .	987
28.7.13	PCI Class Override Register . . . . .	988
28.7.14	PCI SID Override Register . . . . .	989
28.7.15	PCI Slot ID Override Register . . . . .	990
28.7.16	PFAB Control and Status Register . . . . .	991
28.7.17	PFAB_BAR0 Register . . . . .	994
28.7.18	PFAB_BAR0_UPPER Register . . . . .	995
28.7.19	PFAB_IO Base Address Register . . . . .	996
28.7.20	PFAB_IO_UPPER Register . . . . .	997
28.7.21	PFAB_MEM32 Base Address Register . . . . .	998

28.7.22	PFAB_MEM32_REMAP Register	999
28.7.23	PFAB_MEM32_MASK Register	1000
28.7.24	PFAB_PFM3 Base Address Register	1001
28.7.25	PFAB_PFM3_REMAP_UPPER Register	1002
28.7.26	PFAB_PFM3_REMAP_LOWER Register	1003
28.7.27	PFAB_PFM3_MASK Register	1004
28.7.28	PFAB_PFM4 Base Address Register	1005
28.7.29	PFAB_PFM4_REMAP_UPPER Register	1006
28.7.30	PFAB_PFM4_REMAP_LOWER Register	1007
28.7.31	PFAB_PFM4_MASK Register	1008
28.7.32	Expansion ROM Map Register	1009
28.7.33	P2O_BAR2_LUT{0..31} Register	1010
28.7.34	P2O_BAR2_LUT_UPPER{0..31} Register	1011
28.7.35	P2O_BAR3_LUT{0..31} Register	1012
28.7.36	P2O_BAR3_LUT_UPPER{0..31} Register	1013
<b>29.</b>	<b>I2C Registers</b>	<b>1015</b>
29.1	Register Map	1015
29.2	Register Descriptions	1018
29.2.1	I <sup>2</sup> C Device ID Register	1018
29.2.2	I <sup>2</sup> C Reset Register	1019
29.2.3	I <sup>2</sup> C Master Configuration Register	1020
29.2.4	I <sup>2</sup> C Master Control Register	1022
29.2.5	I <sup>2</sup> C Master Receive Data Register	1025
29.2.6	I <sup>2</sup> C Master Transmit Data Register	1026
29.2.7	I <sup>2</sup> C Access Status Register	1027
29.2.8	I <sup>2</sup> C Interrupt Status Register	1030
29.2.9	I <sup>2</sup> C Interrupt Enable Register	1033
29.2.10	I <sup>2</sup> C Interrupt Set Register	1035
29.2.11	I <sup>2</sup> C Slave Configuration Register	1037
29.2.12	I <sup>2</sup> C Boot Control Register	1039
29.2.13	Externally Visible I <sup>2</sup> C Internal Write Address Register	1042
29.2.14	Externally Visible I <sup>2</sup> C Internal Write Data Register	1043
29.2.15	Externally Visible I <sup>2</sup> C Internal Read Address Register	1044
29.2.16	Externally Visible I <sup>2</sup> C Internal Read Data Register	1045
29.2.17	Externally Visible I <sup>2</sup> C Slave Access Status Register	1046
29.2.18	Externally Visible I <sup>2</sup> C Internal Access Control Register	1048
29.2.19	Externally Visible I <sup>2</sup> C Status Register	1050
29.2.20	Externally Visible I <sup>2</sup> C Enable Register	1055
29.2.21	Externally Visible I <sup>2</sup> C Outgoing Mailbox Register	1058
29.2.22	Externally Visible I <sup>2</sup> C Incoming Mailbox Register	1059
29.2.23	I <sup>2</sup> C Event and Event Snapshot Registers	1060
29.2.24	I <sup>2</sup> C New Event Register	1064
29.2.25	I <sup>2</sup> C Enable Event Register	1067
29.2.26	I <sup>2</sup> C Time Period Divider Register	1070
29.2.27	I <sup>2</sup> C Start Condition Setup/Hold Timing Register	1071



29.2.28	I <sup>2</sup> C Stop/Idle Timing Register . . . . .	1072
29.2.29	I2C_SD Setup and Hold Timing Register . . . . .	1073
29.2.30	I2C_SCLK High and Low Timing Register . . . . .	1074
29.2.31	I2C_SCLK Minimum High and Low Timing Register . . . . .	1075
29.2.32	I2C_SCLK Low and Arbitration Timeout Register . . . . .	1076
29.2.33	I <sup>2</sup> C Byte/Transaction Timeout Register . . . . .	1077
29.2.34	I <sup>2</sup> C Boot and Diagnostic Timer . . . . .	1078
29.2.35	I <sup>2</sup> C Boot Load Diagnostic Progress Register . . . . .	1079
29.2.36	I <sup>2</sup> C Boot Load Diagnostic Configuration Register . . . . .	1080
<b>30.</b>	<b>GPIO Registers . . . . .</b>	<b>1081</b>
30.1	Register Map . . . . .	1081
30.2	Register Descriptions . . . . .	1082
30.2.1	GPIO 0 Data Register . . . . .	1082
30.2.2	GPIO 0 Control Register . . . . .	1083
30.2.3	GPIO 0 Edge Control Register . . . . .	1084
30.2.4	GPIO 0 Interrupt Status Register . . . . .	1085
30.2.5	GPIO 1 Data Register . . . . .	1086
30.2.6	GPIO 1 Control Register . . . . .	1087
30.2.7	GPIO 1 Edge Control Register . . . . .	1088
30.2.8	GPIO 1 Interrupt Status Register . . . . .	1089
<b>31.</b>	<b>Reset Control Registers . . . . .</b>	<b>1091</b>
31.1	Register Descriptions . . . . .	1091
31.1.1	Block Reset Control Register . . . . .	1091
<b>32.</b>	<b>Clock Generator Registers . . . . .</b>	<b>1095</b>
32.1	Register Map . . . . .	1095
32.2	Register Descriptions . . . . .	1096
32.2.1	Clock Generator Interrupt Status Register . . . . .	1096
32.2.2	Clock Generator Interrupt Set Register . . . . .	1097
32.2.3	Clock Generator Interrupt Control Register . . . . .	1098
32.2.4	Clock Generator PLL0 Control Register 0 . . . . .	1099
32.2.5	Clock Generator PLL0 Control Register 1 . . . . .	1100
32.2.6	Clock Generator Output Control Register . . . . .	1101
32.2.7	Clock Generator RapidIO Power-up Status Register . . . . .	1102
32.2.8	Clock Generator Tsi620 Power-up Status Register . . . . .	1104
<b>33.</b>	<b>Event Management Registers . . . . .</b>	<b>1105</b>
33.1	Register Map . . . . .	1105
33.2	Register Descriptions . . . . .	1106
33.2.1	Event Routing Register 1 . . . . .	1106
33.2.2	Event Routing Register 2 . . . . .	1109
33.2.3	Block Event Status Register . . . . .	1111
<b>Index . . . . .</b>		<b>1115</b>

# Figures

Figure 1:	Tsi620 Block Diagram	40
Figure 2:	Tsi620 MAC Block Diagram	43
Figure 3:	LUT Mode of Operation	62
Figure 4:	Flat Mode Routing	64
Figure 5:	Flat Mode LUT Configuration Example	65
Figure 6:	LOLS Silent Period	80
Figure 7:	Tsi620 MAC Block Diagram	84
Figure 8:	Drive Strength and Equalization Waveform	96
Figure 9:	SMAC Loopbacks	97
Figure 10:	FPGA Interface Signals	102
Figure 11:	Center-Alignment versus Edge-Alignment	105
Figure 12:	Setup and Hold Timing — FPGA Interface	106
Figure 13:	FPGA Loopback Locations	108
Figure 14:	Switch ISF	115
Figure 15:	Egress Arbitration: Weighted Round Robin and Strict Priority	116
Figure 16:	Weighted Round Robin Arbiter per Priority Group	117
Figure 17:	Ingress/Egress Packet Queues in Tsi620	119
Figure 18:	Multicast Packet Flow in Tsi620	132
Figure 19:	Multicast Relationship Representation	135
Figure 20:	Completed Tables at the End of Multicast Mask Configuration	137
Figure 21:	IDT-specific Multicast Mask Configuration	142
Figure 22:	Arbitration Algorithm for Multicast port	144
Figure 23:	RapidIO Block Interrupt and Port Write Hierarchy	160
Figure 24:	RapidIO Doorbell Interrupt Control Diagram	220
Figure 25:	SREP End-to-End Timeout Tracking	229
Figure 26:	Event Management Register Hierarchy for Interrupts	283
Figure 27:	Event Management Register Hierarchy for Port Writes	284
Figure 28:	Logical/Transport Layer Event Enable/Reporting Diagram	296
Figure 29:	Bridge ISF Logical RTO Event Enable Diagram	302
Figure 30:	Prefetchable Memory Window	324
Figure 31:	Prefetchable Memory Transaction — Address Translation	325
Figure 32:	Route Mapping	326
Figure 33:	PFM 3 Port, Address Indexed Lookup Table (Page Size 1K)	326
Figure 34:	PCI Bus Arbiter — Fairness Algorithm	340
Figure 35:	GPIO Pin Interrupt Trigger Options	352
Figure 36:	I <sup>2</sup> C Reference Diagram	357
Figure 37:	Software-initiated Master Transactions	359
Figure 38:	Transaction Protocols for Tsi620 as Slave	363
Figure 39:	I <sup>2</sup> C Mailbox Operation	372
Figure 40:	SMBus Protocol Support	375
Figure 41:	SMBus Alert Response Protocol	376
Figure 42:	Boot Load Sequence	377