



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## N-Channel Power MOSFET

40V, 135A, 3.8mΩ

### FEATURES

- Low  $R_{DS(ON)}$  to minimize conductive losses
- Logic level
- Low gate charge for fast power switching
- 100% UIS and  $R_g$  tested
- Compliant to RoHS directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

### KEY PERFORMANCE PARAMETERS



PARAMETER	VALUE	UNIT
$V_{DS}$	40	V
$R_{DS(on)}$ (max)	$V_{GS} = 10V$	3.8
	$V_{GS} = 4.5V$	5
$Q_g$	53	nC

### APPLICATIONS

- BLDC Motor Control
- Battery Power Management
- DC-DC converter
- Secondary Synchronous Rectification



TO-252 (DPAK)



Note: MSL 3 (Moisture Sensitivity Level) per J-STD-020

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	$V_{DS}$	40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current (Note 1)	$I_D$	$T_C = 25^\circ\text{C}$	135
		$T_A = 25^\circ\text{C}$	19
Pulsed Drain Current	$I_{DM}$	540	A
Single Pulse Avalanche Current (Note 2)	$I_{AS}$	38	A
Single Pulse Avalanche Energy (Note 2)	$E_{AS}$	217	mJ
Total Power Dissipation	$P_D$	$T_C = 25^\circ\text{C}$	125
		$T_C = 125^\circ\text{C}$	25
Total Power Dissipation	$P_D$	$T_A = 25^\circ\text{C}$	2.6
		$T_A = 125^\circ\text{C}$	0.5
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	- 55 to +150	$^\circ\text{C}$

### THERMAL PERFORMANCE

PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	$R_{\theta JC}$	1	$^\circ\text{C/W}$
Junction to Ambient Thermal Resistance	$R_{\theta JA}$	49	$^\circ\text{C/W}$

**Thermal Performance Note:**  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins.  $R_{\theta JA}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.

<b>ELECTRICAL SPECIFICATIONS</b> ( $T_A = 25^\circ\text{C}$ unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	$BV_{DSS}$	40	--	--	V
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	$V_{GS(TH)}$	1.2	1.5	2.5	V
Gate-Source Leakage Current	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$	$I_{GSS}$	--	--	$\pm 100$	nA
Drain-Source Leakage Current	$V_{GS} = 0\text{V}, V_{DS} = 40\text{V}$	$I_{DSS}$	--	--	1	$\mu\text{A}$
	$V_{GS} = 0\text{V}, V_{DS} = 40\text{V}$ $T_J = 125^\circ\text{C}$		--	--	100	
Drain-Source On-State Resistance (Note 3)	$V_{GS} = 10\text{V}, I_D = 19\text{A}$	$R_{DS(on)}$	--	2.8	3.8	m $\Omega$
	$V_{GS} = 4.5\text{V}, I_D = 17\text{A}$		--	3.4	5	
Forward Transconductance (Note 3)	$V_{DS} = 5\text{V}, I_D = 19\text{A}$	$g_{fs}$	--	55	--	S
<b>Dynamic</b> (Note 4)						
Total Gate Charge	$V_{GS} = 10\text{V}, V_{DS} = 20\text{V},$ $I_D = 19\text{A}$	$Q_g$	--	104	--	nC
Total Gate Charge	$V_{GS} = 4.5\text{V}, V_{DS} = 20\text{V},$ $I_D = 17\text{A}$	$Q_g$	--	53	--	
Gate-Source Charge		$Q_{gs}$	--	14	--	
Gate-Drain Charge		$Q_{gd}$	--	23	--	
Input Capacitance	$V_{GS} = 0\text{V}, V_{DS} = 20\text{V}$ $f = 1.0\text{MHz}$	$C_{iss}$	--	5509	--	pF
Output Capacitance		$C_{oss}$	--	548	--	
Reverse Transfer Capacitance		$C_{rss}$	--	332	--	
Gate Resistance	$f = 1.0\text{MHz}$	$R_g$	0.4	1.3	2.6	$\Omega$
<b>Switching</b> (Note 4)						
Turn-On Delay Time	$V_{GS} = 10\text{V}, V_{DS} = 20\text{V},$ $I_D = 19\text{A}, R_G = 2\Omega,$	$t_{d(on)}$	--	8	--	ns
Turn-On Rise Time		$t_r$	--	21	--	
Turn-Off Delay Time		$t_{d(off)}$	--	57	--	
Turn-Off Fall Time		$t_f$	--	35	--	
<b>Source-Drain Diode</b>						
Forward Voltage (Note 3)	$V_{GS} = 0\text{V}, I_S = 19\text{A}$	$V_{SD}$	--	--	1	V
Reverse Recovery Time	$I_S = 19\text{A},$ $di/dt = 100\text{A}/\mu\text{s}$	$t_{rr}$	--	37	--	ns
Reverse Recovery Charge		$Q_{rr}$	--	27	--	nC

**Notes:**

- Silicon limited current only.
- $L = 0.3\text{mH}, V_{GS} = 10\text{V}, V_{DD} = 25\text{V}, R_G = 25\Omega, I_{AS} = 38\text{A},$  Starting  $T_J = 25^\circ\text{C}$
- Pulse test: Pulse Width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Switching time is essentially independent of operating temperature.


**ORDERING INFORMATION**

PART NO.	PACKAGE	PACKING
TSM038N04LCP ROG	TO-252 (DPAK)	2,500pcs / 13" Reel


**CHARACTERISTICS CURVES**

( $T_A = 25^\circ\text{C}$  unless otherwise noted)


**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current**




**Gate-Source Voltage vs. Gate Charge**



**On-Resistance vs. Junction Temperature**




**On-Resistance vs. Gate-Source Voltage**




**CHARACTERISTICS CURVES**

( $T_A = 25^\circ\text{C}$  unless otherwise noted)


**Capacitance vs. Drain-Source Voltage**




**$BV_{DSS}$  vs. Junction Temperature**




**Maximum Safe Operating Area, Junction-to-Case**



**Source-Drain Diode Forward Current vs. Voltage**




**Normalized Thermal Transient Impedance, Junction-to-Case**




**PACKAGE OUTLINE DIMENSIONS** (Unit: Millimeters)

**TO-252 (DPAK)**



**SUGGESTED PAD LAYOUT** (Unit: Millimeters)



**MARKING DIAGRAM**



- Y** = Year Code
- M** = Month Code
- O** =Jan    **P** =Feb    **Q** =Mar    **R** =Apr
- S** =May    **T** =Jun    **U** =Jul    **V** =Aug
- W** =Sep    **X** =Oct    **Y** =Nov    **Z** =Dec
- L** = Lot Code (1~9, A~Z)

## Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.